Analog Devices Inc./Maxim Integrated DS1867E-100
- Part No.:
- DS1867E-100
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Category:
- Digital Potentiometers
- Package:
- 20-TSSOP (0.173", 4.40mm Width)
- Datasheet:
-
DS1867E-100.pdf
- Description:
- IC DGT POT 100KOHM 256TP 20TSSOP
- Quantity:
- Payment:

- Shipping:

Inventory:4,613
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
DS1867E-100 from Maxim Integrated (now Analog Devices) is a dual-channel, nonvolatile digital potentiometer with EEPROM wiper storage, 100 kΩ end-to-end resistance per channel, 256-position resolution, and 3-wire serial interface. It operates from a single 5V supply and maintains wiper settings across power cycles for precision analog tuning in industrial sensor calibration and programmable gain amplifiers.
For engineers reviewing the DS1867E-100 datasheet, DS1867E-100 pinout, DS1867E-100 application, or DS1867E-100 equivalent, key selection considerations include EEPROM endurance (25,000 writes), ±0.75 LSB absolute linearity, stacked configuration support via SOUT/COUT, and compatibility with single-processor daisy-chained control of multiple units.
Technical Context
The DS1867E-100 implements two independent 256-tap resistive dividers controlled by an internal 17-bit I/O shift register, where bits 1–8 set potentiometer-1 wiper position and bits 9–16 set potentiometer-0. Wiper values are retained in EEPROM shadow memory during power-down sequences triggered at VCC ≤ 4.5 V, requiring ≥4 ms to complete storage.
Its 3-wire serial interface (RST, CLK, DQ) supports both write and read operations; cascading uses COUT-to-DQ daisy chaining with 70 ns propagation delay per device. Stacked mode enables 512-step combined resolution using SOUT output and stack-select bit (bit 0), while resistor terminals tolerate VB = GND to –5.5 V for bipolar operation.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Resistance Value | 100 kΩ per potentiometer - sets maximum analog voltage division range and load impedance matching capability |
| Wiper Resolution | 256 positions (8-bit) - enables 0.39% step granularity for fine gain/offset adjustment |
| Nonvolatility | EEPROM wiper storage - retains last setting without backup battery or external memory |
| Linearity | ±0.75 LSB absolute, ±0.30 LSB relative - ensures monotonic response and predictable transfer function in closed-loop systems |
| Supply Range | 4.5 V to 5.5 V - compatible with standard 5V logic rails and tolerant of typical industrial rail variation |
| Interface | 3-wire serial (RST/CLK/DQ) - minimal GPIO usage, no address lines required, supports multi-device daisy chain |
| Operating Temp | –40°C to +85°C - qualified for industrial ambient environments without derating |
| Wiper Endurance | 25,000 EEPROM writes - defines maximum reconfiguration cycles before potential wear-out |
Pinout & Package
DS1867E-100 is packaged in a 20-pin TSSOP (173-mil body width) with exposed pad for thermal management. Pin assignments follow the official Maxim pinout diagram for the 20-pin variant, including dedicated NC and DNC pins as specified.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VB | Substrate bias | Enables bipolar resistor terminal operation down to –5.5 V; must be tied to GND or –5 V |
| H0, H1 | High-end resistor terminals | Fixed high-voltage ends of each 100 kΩ potentiometer; define full-scale voltage range |
| L0, L1 | Low-end resistor terminals | Fixed low-voltage ends; referenced to VB or GND depending on bias configuration |
| W0, W1 | Wiper outputs | Variable tap points; deliver intermediate voltage proportional to 8-bit setting |
| SOUT | Stacked wiper output | Multiplexed output of W0 or W1 based on stack-select bit; used when potentiometers are series-connected |
| RST | Serial port enable | Active-high signal initiating all 3-wire communication; must transition low→high to begin transaction |
| CLK | Serial clock input | Drives data latching on rising edge; supports up to 10 MHz for fast reconfiguration |
| DQ | Serial bidirectional data | Carries 17-bit I/O shift register contents (stack bit + W1 + W0); shared with COUT in daisy chain |
| COUT | Cascade output | Propagates shifted data to next device's DQ with ≤70 ns delay; enables multi-unit control over one bus |
| VCC, GND | Power supply | Single 5V supply with 250 µA typical active current and 250 µA standby draw |
| NC, DNC | No connection | Internally unconnected pins; must remain floating or grounded per layout guidelines |
Key Features
| Feature | Design Value |
|---|---|
| Dual 256-position pots | Independent digital control of two analog voltage dividers within one IC, reducing board space vs. discrete solutions |
| EEPROM wiper retention | Eliminates need for external nonvolatile memory or host MCU supervision during power loss |
| Stacked configuration | Combines both pots into single 200 kΩ, 512-step variable resistor using SOUT and stack-select bit |
| Daisy-chain cascade | Supports synchronous reprogramming of multiple DS1867E-100 units via single 3-wire bus without address decoding |
| Bipolar resistor operation | VB pin allows resistor terminals to swing below ground, enabling AC-coupled or dual-supply signal paths |
| Low-power serial interface | 3-wire protocol consumes <1 mA peak current and requires only three MCU GPIOs for full control |
Applications
| Laser Diode Bias Control | Industrial Sensor Calibration |
|---|---|
Use Scenario: Precise, stable current regulation for fiber-optic transmitter laser diodes requiring factory-set and field-adjustable bias points. IC Role / Device Role / Timing Role: DS1867E-100 acts as digitally programmable current-limiting resistor in feedback loop of constant-current driver IC. Use Value: EEPROM retention ensures laser bias remains unchanged after system power cycle, preventing unsafe startup conditions or optical output drift. | Use Scenario: Factory calibration of pressure, temperature, or humidity sensors where offset/gain trims must survive shipping, storage, and field deployment. IC Role / Device Role / Timing Role: DS1867E-100 serves as nonvolatile gain/offset adjustment element in analog front-end amplifier stage. Use Value: Eliminates manual potentiometer adjustments and mechanical wear; enables automated calibration via production test fixture using serial interface. |
| Programmable Gain Amplifier | Audio Signal Level Control |
Use Scenario: Digitally adjustable inverting amplifier in test equipment or data acquisition systems requiring calibrated gain steps from 1× to 100×. IC Role / Device Role / Timing Role: DS1867E-100 configures feedback network of op-amp to set precise closed-loop gain per user command. Use Value: 256-step resolution and ±0.75 LSB linearity ensure repeatable, traceable gain accuracy without analog trimming components. | Use Scenario: Channel-level volume control in professional audio mixers or broadcast gear needing silent, glitch-free level transitions. IC Role / Device Role / Timing Role: DS1867E-100 functions as digitally addressed attenuator in line-level signal path with high-Z wiper connection. Use Value: Low wiper resistance (400–1000 Ω) and minimal capacitance (5–7 pF) preserve wideband signal integrity up to 100 kHz. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual digital potentiometer applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AD5232BRUZ100 | 2.7–5.5 V supply; SPI interface; 1024-step resolution; 100 kΩ; internal EEPROM | Requires SPI master instead of 3-wire; higher resolution but slower write cycle time (10 ms vs. DS1867E-100's automatic power-down storage) | Select AD5232BRUZ100 if SPI infrastructure exists and finer resolution outweighs need for ultra-fast power-loss capture. |
| MCP42100-E/SL | 2.7–5.5 V supply; SPI interface; 256-step resolution; 100 kΩ; volatile wiper (no EEPROM) | No nonvolatile storage - wiper resets to mid-scale on power-up; requires host MCU to reload settings at boot | Select MCP42100-E/SL only in systems with guaranteed boot-time configuration and no requirement for power-cycle retention. |
Compared with AD5232BRUZ100 and MCP42100-E/SL, the DS1867E-100 uniquely combines 3-wire simplicity, automatic EEPROM save on brownout, and bipolar resistor biasing - making it optimal for industrial systems where reliability across uncontrolled power events is critical.
Availability
DS1867E-100 is available at Aetrix Electronics and suitable for industrial sensor calibration, programmable gain amplifiers, laser diode bias control, and audio level management requiring stable component supply across long-lifecycle deployments.
Supply support for DS1867E-100 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices (formerly Maxim Integrated) designs high-performance analog, mixed-signal, and digital signal processing ICs for precision measurement, power management, and connectivity applications.
The DS1867E-100 belongs to Maxim's legacy digital potentiometer family, engineered specifically for systems demanding nonvolatile analog tuning without microcontroller dependency or external memory.
FAQ
What is the resistance tolerance of the DS1867E-100?
The DS1867E-100 has a ±20% end-to-end resistance tolerance at 25°C, as specified in the Analog Devices datasheet. This tolerance applies to the nominal 100 kΩ value per potentiometer channel and affects absolute gain/attenuation accuracy but not relative step linearity, which remains ±0.75 LSB. Designers should account for this variance in precision calibration loops.
Does the DS1867E-100 require external pull-up resistors on its serial interface lines?
No, the DS1867E-100 does not require external pull-up resistors on RST, CLK, or DQ. Its 3-wire serial interface uses active-drive logic with defined VIH/VIL thresholds (2.0 V min / 0.8 V max), and internal circuitry handles signal integrity without external biasing. Pull-ups may cause timing violations or excessive current if added.
Can the DS1867E-100 operate with a negative substrate bias (VB) while powered from a single +5V supply?
Yes, the DS1867E-100 supports VB = –5.5 V while VCC = +5 V, enabling resistor terminals (H/L/W) to swing below ground. This allows AC-coupled signal paths and bipolar operation in amplifier configurations. The datasheet specifies that resistor pin voltages must stay within VB to VCC+0.5 V, so proper level-shifting of control signals is required when VB ≠ GND.
How many times can the EEPROM in the DS1867E-100 be written before failure?
The EEPROM in the DS1867E-100 is rated for 25,000 write cycles under normal operating conditions (–40°C to +85°C). Each write corresponds to a controlled power-down event that stores the current wiper state. Writes performed outside specification (e.g., insufficient power-down time) may reduce endurance. The DS1867E-100 continues functional operation even after EEPROM wear-out, though wiper settings will no longer persist across power cycles.
Is the DS1867E-100 pin-compatible with the DS1867-100 or DS1867Z-100 variants?
Yes, the DS1867E-100 shares identical pinout, electrical specifications, and functionality with DS1867-100 and DS1867Z-100 across all packages (SOIC, TSSOP, DIP). The "E" suffix denotes the 20-pin TSSOP package per Maxim's naming convention, and all variants use the same die and EEPROM architecture. No PCB layout changes are needed when substituting between these part numbers in the same package form factor.
DS1867E-100 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Series:
- -
- Package/Case:
- 20-TSSOP (0.173", 4.40mm Width)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Taper:
- Linear
- Configuration:
- Potentiometer
- Number of Circuits:
- 2
- Number of Taps:
- 256
- Resistance (Ohms):
- 100k
- Interface:
- Serial
- Memory Type:
- Non-Volatile
- Voltage - Supply:
- 5V
- Features:
- Cascade Pin
- Tolerance:
- ±20%
- Temperature Coefficient (Typ):
- 750ppm/°C
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
- Supplier Device Package:
- 20-TSSOP
- Operating Temperature:
- -40°C ~ 85°C
- Resistance - Wiper (Ohms) (Typ):
- 400
DS1867E-100 FAQ
1.How can I place an order for DS1867E-100 through Aetrix?
Please submit a Request for Quotation (RFQ) for DS1867E-100 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for DS1867E-100 reliable?
The price and inventory of DS1867E-100 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for DS1867E-100 is usually 5 days.
3.What payment methods are accepted for DS1867E-100?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for DS1867E-100 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for DS1867E-100?
DS1867E-100 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your DS1867E-100 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for DS1867E-100?
For technical support, including DS1867E-100 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your DS1867E-100 requirements.
6.How does Aetrix verify that DS1867E-100 is sourced from the original manufacturer or authorized distributors?
All DS1867E-100 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that DS1867E-100 meets industry standards.
7.What is the process for return or replacement of DS1867E-100?
All DS1867E-100 units undergo pre-shipment inspection (PSI). If there is an issue with DS1867E-100, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The DS1867E-100 part is unused and in its original packaging.
Return procedure for DS1867E-100:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
DS1867E-100 Tags

-
MCP4018T-103E/LT
Microchip Technology

-
MCP4018T-503E/LT
Microchip Technology

-
MCP4011T-103E/SN
Microchip Technology

-
MCP4018T-104E/LT
Microchip Technology

-
MCP4017T-503E/LT
Microchip Technology

-
MCP4018T-502E/LT
Microchip Technology

-
MCP4017T-103E/LT
Microchip Technology

-
MCP4531T-103E/MF
Microchip Technology

-
MCP4021T-202E/SN
Microchip Technology

-
MCP4023T-103E/CH
Microchip Technology

-
MCP4022T-503E/CH
Microchip Technology

-
MCP4551T-502E/MS
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

