Analog Devices Inc./Maxim Integrated DS1867S-10
- Part No.:
- DS1867S-10
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Category:
- Digital Potentiometers
- Package:
- 16-SOIC (0.295", 7.50mm Width)
- Datasheet:
-
DS1867S-10.pdf
- Description:
- IC DGTL POT 10KOHM 256TAP 16SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:1,114
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
DS1867S-10 from Maxim Integrated (now Analog Devices) is a dual nonvolatile digital potentiometer with EEPROM, featuring two 256-position wiper settings, 10 kΩ end-to-end resistance per potentiometer, ±0.75 LSB absolute linearity, and operation from single 5V supply. It serves as a precision programmable resistor in gain/attenuation control loops for analog signal conditioning circuits.
For engineers reviewing the DS1867S-10 datasheet, DS1867S-10 pinout, DS1867S-10 application, or DS1867S-10 equivalent, key selection considerations include wiper nonvolatility, 3-wire serial interface timing (10 MHz max CLK), stacked/cascaded configuration support, and industrial temperature range (-40°C to +85°C) compliance.
Technical Context
The DS1867S-10 implements two independent 256-tap resistive dividers controlled via a 3-wire serial interface (RST, CLK, DQ), with wiper positions stored in on-chip EEPROM for retention during power loss. Its architecture includes a 17-bit I/O shift register (1 bit stack select + 8-bit wiper-1 + 8-bit wiper-0) and shadow memory for automatic power-down storage.
It supports stacked configuration (series connection of both pots yielding 512 effective taps and doubled resistance) and cascaded daisy-chain operation via COUT/DQ routing, enabling multi-device control over one bus. Wiper output is multiplexed to SOUT based on the stack select bit, and substrate bias (VB) allows ±5V operation when required.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Resistance Value | 10 kΩ per potentiometer - sets gain/attenuation range in amplifier or filter circuits |
| Wiper Resolution | 256 positions (8-bit) - enables fine-grained analog tuning with ~39 Ω step size |
| Linearity | ±0.75 LSB absolute, ±0.30 LSB relative - ensures predictable voltage division across full scale |
| Supply Voltage | 4.5 V to 5.5 V - compatible with standard 5V logic and analog rails |
| Serial Interface | 3-wire (RST/CLK/DQ), 10 MHz max CLK - low-pin-count, processor-friendly control |
| Nonvolatility | EEPROM wiper storage (>25,000 writes) - retains last setting without backup power or external memory |
| Operating Temp | -40°C to +85°C - qualified for industrial-grade embedded and instrumentation systems |
Pinout & Package
DS1867S-10 is packaged in 16-pin SOIC (300-mil), surface-mount compatible with automated assembly. Pin functions are electrically validated per Maxim's official datasheet revision 102199.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC | Positive supply input | Connects to +5V rail; powers internal logic and resistor array |
| GND | Ground reference | Common return path for supply and signal terminals |
| H0, H1 | High-end terminals | Fixed upper ends of potentiometer 0 and 1; define maximum resistance endpoints |
| L0, L1 | Low-end terminals | Fixed lower ends of potentiometer 0 and 1; complete resistive divider paths |
| W0, W1 | Wiper outputs | Variable tap points; deliver position-dependent voltage division ratio |
| SOUT | Stacked wiper output | Multiplexed output of W0 or W1 depending on stack select bit; used in series-resistor mode |
| RST | Serial port enable | Active-high signal initiating communication; must transition low to latch new wiper values |
| CLK | Serial clock input | Drives data sampling on rising edge; supports up to 10 MHz for fast reconfiguration |
| DQ | Serial bidirectional data | Carries 17-bit I/O shift register contents (stack bit + wiper-1 + wiper-0) |
| COUT | Cascade output | Propagates shifted data to next device in daisy chain (70 ns delay) |
| VB | Substrate bias | Allows ±5V operation when set to -5.5V; extends analog signal swing capability |
| NC | No internal connection | Unbonded pad; must remain unconnected per layout guidelines |
Key Features
| Feature | Design Value |
|---|---|
| Nonvolatile wiper storage | EEPROM retains last wiper position across power cycles without external components or firmware overhead |
| Stacked configuration support | Enables 20 kΩ total resistance with 512-step resolution using internal SOUT multiplexing |
| Cascadable 3-wire interface | Single microcontroller GPIO can control multiple DS1867S-10 units via daisy-chained COUT→DQ |
| Low-power operation | 250 µA typical supply current at 5V enables use in battery-backed or energy-constrained systems |
| Industrial temperature rating | Guaranteed performance from -40°C to +85°C supports deployment in harsh environments |
Applications
| Audio Signal Level Control | Inverting Variable-Gain Amplifier |
|---|---|
Use Scenario: Programmable volume adjustment in professional audio mixers with mute/solo functionality. IC Role / Device Role / Timing Role: Dual potentiometer provides independent left/right channel attenuation; wiper nonvolatility preserves last volume setting after power-off. Use Value: Eliminates mechanical pot wear and manual calibration; enables remote digital control via microcontroller UART-to-serial bridge. | Use Scenario: Precision gain adjustment in test equipment front-end amplifiers requiring stable, repeatable transfer function. IC Role / Device Role / Timing Role: DS1867S-10 replaces dual mechanical pots in op-amp feedback network; wiper position defines Av = –n/(255–n). Use Value: Achieves <±0.75 LSB linearity error, ensuring accurate gain steps across 256 settings without trimming or recalibration. |
| Fixed-Gain Signal Attenuator | Calibration Trim Network |
Use Scenario: Input signal scaling in data acquisition systems before ADC sampling to prevent saturation. IC Role / Device Role / Timing Role: One potentiometer acts as precision attenuator; second remains unused or configured for offset nulling. Use Value: 10 kΩ resistance and ±0.30 LSB relative linearity minimize gain error drift across temperature and time. | Use Scenario: Factory calibration of sensor signal conditioning circuits during production test. IC Role / Device Role / Timing Role: DS1867S-10 stores calibrated wiper positions in EEPROM during final test; survives reflow and field operation. Use Value: Replaces laser-trimmed thin-film resistors, reducing BOM cost and enabling post-manufacture recalibration via serial interface. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual digital potentiometer applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AD5232BRUZ10 | 2.7–5.5V supply; SPI interface; 256-tap; 10 kΩ; EEPROM; no stacked mode | Lacks SOUT pin and hardware stacking; requires software coordination for dual-pot synchronization | Preferred when SPI-native MCU interface exists and cascading is unnecessary |
| MCP42010-I/P | 2.7–5.5V supply; SPI interface; 256-tap; 10 kΩ; volatile RAM only (no EEPROM) | Requires external nonvolatile storage or initialization at boot; no automatic power-down save | Selected where cost sensitivity outweighs need for power-loss retention |
Compared with AD5232BRUZ10 and MCP42010-I/P, the DS1867S-10 uniquely integrates hardware-supported stacking, true 3-wire simplicity (no CS pin), and guaranteed EEPROM write endurance (>25k cycles), making it optimal for industrial systems needing robust, self-contained analog tuning.
Availability
DS1867S-10 is available at Aetrix Electronics and suitable for industrial instrumentation, audio signal processing, sensor calibration, and embedded analog front-end design requiring stable component supply and long-term parametric consistency.
Supply support for DS1867S-10 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices (via acquisition of Maxim Integrated) designs high-performance analog, mixed-signal, and RF ICs for precision measurement, power management, and signal conditioning.
The DS1867S-10 belongs to Maxim's legacy digital potentiometer family, engineered specifically for applications demanding nonvolatile wiper storage, low-noise analog performance, and minimal external component count in space-constrained layouts.
FAQ
What is the resistance tolerance and temperature coefficient of the DS1867S-10?
The DS1867S-10 has a ±20% end-to-end resistance tolerance at 25°C and a temperature coefficient of 750 ppm/°C. These values are specified in the Analog Resistor Characteristics table of the official datasheet and directly impact gain stability in temperature-varying environments. The DS1867S-10 maintains its 10 kΩ nominal value across the full -40°C to +85°C operating range within these bounds.
Does the DS1867S-10 require an external power-on reset circuit for reliable wiper initialization?
No, the DS1867S-10 does not require an external POR circuit. Upon power-up, the DS1867S-10 automatically loads the last stored wiper position from EEPROM into the active register after a 2–10 ms recovery time (tREC). This behavior is guaranteed by internal power-on detection and eliminates dependency on system-level reset sequencing.
Can the DS1867S-10 operate with a negative substrate bias (VB) while maintaining full 256-step resolution?
Yes, the DS1867S-10 supports VB = –5.5V while preserving full 256-step resolution and linearity. When VB is biased negatively, resistor terminal voltage ranges extend to –5.5V, enabling bipolar signal handling. All electrical specifications-including wiper resistance (400–1000 Ω) and linearity-remain valid under this condition per the Absolute Maximum Ratings and Recommended Operating Conditions tables.
How many DS1867S-10 devices can be cascaded on a single 3-wire bus?
The DS1867S-10 supports unlimited cascading in theory, but practical limits depend on CLK rise time degradation and cumulative propagation delay. Each device adds ≤70 ns delay at COUT, so for a 10 MHz CLK (100 ns period), up to ~10 devices can be reliably chained. Total bits transmitted equal 17 × number of devices, requiring precise timing alignment in the host controller firmware.
Is the wiper resistance of the DS1867S-10 constant across all 256 positions?
No, the wiper resistance of the DS1867S-10 varies from 400 Ω to 1000 Ω depending on wiper voltage and position, as confirmed in the DC Electrical Characteristics table. This variation affects low-impedance load interfaces; best practice is to drive the wiper with high-impedance inputs (e.g., op-amp buffers) to minimize gain error caused by RW modulation.
DS1867S-10 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Series:
- -
- Package/Case:
- 16-SOIC (0.295", 7.50mm Width)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Taper:
- Linear
- Configuration:
- Potentiometer
- Number of Circuits:
- 2
- Number of Taps:
- 256
- Resistance (Ohms):
- 10k
- Interface:
- Serial
- Memory Type:
- Non-Volatile
- Voltage - Supply:
- 5V
- Features:
- Cascade Pin
- Tolerance:
- ±20%
- Temperature Coefficient (Typ):
- 750ppm/°C
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
- Supplier Device Package:
- 16-SOIC
- Operating Temperature:
- -40°C ~ 85°C
- Resistance - Wiper (Ohms) (Typ):
- 400
DS1867S-10 FAQ
1.How can I place an order for DS1867S-10 through Aetrix?
Please submit a Request for Quotation (RFQ) for DS1867S-10 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for DS1867S-10 reliable?
The price and inventory of DS1867S-10 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for DS1867S-10 is usually 5 days.
3.What payment methods are accepted for DS1867S-10?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for DS1867S-10 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for DS1867S-10?
DS1867S-10 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your DS1867S-10 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for DS1867S-10?
For technical support, including DS1867S-10 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your DS1867S-10 requirements.
6.How does Aetrix verify that DS1867S-10 is sourced from the original manufacturer or authorized distributors?
All DS1867S-10 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that DS1867S-10 meets industry standards.
7.What is the process for return or replacement of DS1867S-10?
All DS1867S-10 units undergo pre-shipment inspection (PSI). If there is an issue with DS1867S-10, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The DS1867S-10 part is unused and in its original packaging.
Return procedure for DS1867S-10:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
DS1867S-10 Tags

-
MCP4018T-103E/LT
Microchip Technology

-
MCP4018T-503E/LT
Microchip Technology

-
MCP4011T-103E/SN
Microchip Technology

-
MCP4018T-104E/LT
Microchip Technology

-
MCP4017T-503E/LT
Microchip Technology

-
MCP4018T-502E/LT
Microchip Technology

-
MCP4017T-103E/LT
Microchip Technology

-
MCP4531T-103E/MF
Microchip Technology

-
MCP4021T-202E/SN
Microchip Technology

-
MCP4023T-103E/CH
Microchip Technology

-
MCP4022T-503E/CH
Microchip Technology

-
MCP4551T-502E/MS
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

