Analog Devices Inc./Maxim Integrated DS2114Z
- Part No.:
- DS2114Z
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Category:
- Signal Terminators
- Package:
- 16-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
DS2114Z.pdf
- Description:
- IC TERM SCSI 2% 150MIL 16-SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:1,410
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
DS2114Z from Dallas Semiconductor is a monolithic SCSI active terminator IC integrating nine laser-trimmed 110 Ω termination resistors, a low-dropout voltage regulator, and thermal shutdown protection in a narrow 16-pin SOIC package. It delivers 2.85 V reference output with ±2% resistor tolerance and supports single-ended SCSI-2/SCSI-3 bus termination at cable ends.
For engineers reviewing the DS2114Z datasheet, DS2114Z pinout, DS2114Z application, or DS2114Z equivalent, key selection considerations include TERMPWR decoupling requirements, VREF1/VREF2 external tie constraints, quiescent current (2.5 mA), and compatibility with 8-bit ("A") and 16-bit ("P") SCSI bus topologies requiring multiple DS2114Z units per end.
Technical Context
The DS2114Z implements a bandgap reference generating 2.55 V, buffered to a stable 2.85 V output capable of sourcing ≥24 mA per termination line and sinking ≥200 mA for actively negated SCSI signals. Its internal architecture ensures <60 mV VREF shift under sink load and integrates thermal shutdown activation at 150°C.
It operates from 4.0–5.5 V TERMPWR input, maintains 110–116 Ω termination resistance across temperature, and requires external 4.7 µF decoupling on VREF pins plus 2.2–4.7 µF on TERMPWR pins-critical for noise immunity and bus stability in high-speed SCSI environments.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Termination Resistance | 110 Ω ±2%; enables precise impedance matching to SCSI bus characteristic impedance. |
| Reference Output Voltage | 2.85 V (typ); provides stable bias for active termination of SCSI signal lines. |
| TERMPWR Input Range | 4.0 V to 5.5 V; compatible with standard SCSI termination power rails. |
| Quiescent Current | 2.5 mA (typ); minimizes power draw when all SCSI lines are high. |
| Thermal Shutdown Threshold | 150 °C; protects device during sustained overload or ambient overheating. |
| Output Sink Current | 200 mA (min); supports robust handling of actively negated SCSI signals. |
| Dropout Voltage | 0.75 V (min); ensures regulation stability even under low TERMPWR margin. |
Pinout & Package
Narrow 16-pin plastic SOIC (150 mil), 9.80 mm × 3.81 mm body, 1.27 mm pitch, RoHS-compliant lead finish.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1, 9 | TERMPWR1 / TERMPWR2 | Dual inputs tied to SCSI bus TERMPWR line; require independent 2.2–4.7 µF decoupling capacitors. |
| 2–6, 11–14 | R1–R5 / R6–R9 | Nine 110 Ω termination resistors; each connects one SCSI signal line to VREF output. |
| 7, 15 | VREF1 / VREF2 | Reference output pins; must be externally shorted and decoupled with 4.7 µF capacitor to GND. |
| 8 | GND | Signal ground reference; common return path for regulator and termination network. |
| 10, 16 | NC | No-connect pins; left unconnected per design; no internal circuitry attached. |
Key Features
| Feature | Design Value |
|---|---|
| Laser-trimmed termination resistors | 110 Ω ±2% tolerance ensures consistent SCSI bus impedance matching and signal integrity. |
| Integrated low-dropout regulator | Delivers stable 2.85 V reference with 0.75 V dropout, enabling operation down to 4.0 V TERMPWR. |
| Active negation support | Sinks ≥200 mA while holding VREF shift <60 mV-essential for SCSI differential signaling compliance. |
| On-chip thermal shutdown | Triggers at 150 °C to prevent damage during overcurrent or high-ambient conditions. |
| Monolithic integration | Combines regulator, reference, and nine terminators in one SOIC-reducing BOM count and PCB footprint vs discrete solutions. |
Applications
| SCSI-2 Cable End Termination | SCSI-3 Host Adapter Termination |
|---|---|
Use Scenario: Terminating both ends of an 8-bit "A" SCSI cable in server backplanes or storage enclosures. IC Role / Device Role / Timing Role: Active terminator providing regulated 2.85 V bias and 110 Ω termination for nine signal lines per DS2114Z. Use Value: Eliminates voltage droop on TERMPWR, improves noise immunity, and reduces quiescent current versus passive terminators. | Use Scenario: Embedded termination on SCSI host adapter cards supporting 16-bit "P" wide buses. IC Role / Device Role / Timing Role: One of three DS2114Z devices per end delivering termination for 27 total signal lines (9 × 3). Use Value: Enables compact, reliable termination without external regulators or precision resistors-simplifying layout and validation. |
| SCSI Target Device Termination | Legacy Workstation SCSI Bus Termination |
Use Scenario: Integrating termination into SCSI peripherals (e.g., tape drives, scanners) acting as bus targets. IC Role / Device Role / Timing Role: Provides bus-end termination referenced to cable-derived TERMPWR-not locally generated-ensuring bus continuity during peripheral power loss. Use Value: Prevents bus failure if peripheral loses power, maintaining system-level SCSI communication integrity. | Use Scenario: Retrofitting active termination onto aging SCSI workstations using narrow SOIC-compatible PCB footprints. IC Role / Device Role / Timing Role: Drop-in replacement for obsolete discrete or hybrid terminators in legacy designs with 16-pin SOIC land patterns. Use Value: Restores full SCSI-2/SCSI-3 compliance with minimal board rework-no redesign needed for pin-compatible footprint. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar SCSI termination applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| DS2115Z | Same pinout and function but includes integrated 4.7 µF VREF decoupling capacitor; slightly higher cost. | Reduces external component count by one capacitor; suited for space-constrained layouts. | Select DS2115Z only if eliminating the external 4.7 µF tantalum capacitor is critical to your design. |
| MAX4890ESE+ | 16-pin SOIC, 110 Ω termination, but uses 3.3 V reference and requires separate 3.3 V supply-not TERMPWR-referenced. | Designed for modern low-voltage SCSI variants; incompatible with legacy 5 V TERMPWR-based systems. | Choose MAX4890ESE+ only for new 3.3 V SCSI designs where TERMPWR independence is acceptable. |
Compared with DS2114Z, DS2115Z simplifies layout by embedding the VREF capacitor, while MAX4890ESE+ shifts reference architecture to 3.3 V-making DS2114Z the sole choice for legacy 5 V TERMPWR SCSI-2/SCSI-3 termination with guaranteed 2.85 V regulation and thermal safety.
Availability
DS2114Z is available at Aetrix Electronics and suitable for SCSI-2/SCSI-3 storage subsystems, industrial RAID controllers, and legacy workstation bus termination requiring stable component supply and long-lifecycle support.
Supply support for DS2114Z includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Dallas Semiconductor (now part of Maxim Integrated, a subsidiary of Analog Devices) specializes in precision analog, timing, and interface ICs for industrial and computing applications.
The DS2114Z belongs to Dallas' SCSI interface product line, engineered specifically to replace discrete termination networks with monolithic, standards-compliant active termination for SCSI-2 and SCSI-3 single-ended buses.
FAQ
What is the required external capacitor for DS2114Z VREF pins?
The DS2114Z requires a 4.7 µF tantalum capacitor connected between the VREF1 and VREF2 pins and ground. These pins must also be externally shorted. This capacitor stabilizes the 2.85 V reference output and is mandatory for proper regulation and termination accuracy. Failure to install it results in unstable VREF and unreliable SCSI signal biasing in the DS2114Z.
Can DS2114Z operate with TERMPWR below 4.0 V?
No. The DS2114Z has a specified minimum TERMPWR of 4.0 V per its Recommended Operating Conditions. Operation below this voltage risks insufficient headroom for the internal regulator to maintain 2.85 V output, leading to degraded termination performance and potential SCSI bus errors. The DS2114Z dropout voltage is 0.75 V minimum, so 4.0 V input yields only ~3.25 V worst-case margin-underscoring the 4.0 V floor requirement.
How many DS2114Z devices are needed for a 16-bit SCSI bus?
A 16-bit SCSI ("P") bus requires 27 active signal lines terminated at each end. Since each DS2114Z terminates nine lines, three DS2114Z devices are required per end-totaling six DS2114Z units for full bus termination. This configuration is explicitly documented in the DS2114Z functional description and Figure 2 of the datasheet.
Are pins 10 and 16 on DS2114Z truly unused?
Yes. Pins 10 and 16 are designated NC (No Connect) in the official DS2114Z pin description table. They have no internal connection and must remain unconnected in all designs. Routing traces to or placing components on these pins violates the DS2114Z specification and may cause unintended coupling or mechanical interference in the narrow SOIC package.
Does DS2114Z support actively negated SCSI signals?
Yes. The DS2114Z is explicitly designed to support actively negated SCSI signals: its buffer amplifier can sink ≥200 mA while maintaining VREF shift under 60 mV. This capability ensures correct logic-level interpretation during signal assertion and meets SCSI-2/SCSI-3 specifications for active negation handling-confirmed in the Functional Description section of the DS2114Z datasheet.
DS2114Z Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Series:
- -
- Package/Case:
- 16-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Type:
- SCSI, SE
- Number of Terminations:
- 9
- Voltage - Supply:
- 4V ~ 5.5V
- Operating Temperature:
- 0°C ~ 70°C
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-SOIC
DS2114Z FAQ
1.How can I place an order for DS2114Z through Aetrix?
Please submit a Request for Quotation (RFQ) for DS2114Z on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for DS2114Z reliable?
The price and inventory of DS2114Z are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for DS2114Z is usually 5 days.
3.What payment methods are accepted for DS2114Z?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for DS2114Z transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for DS2114Z?
DS2114Z orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your DS2114Z order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for DS2114Z?
For technical support, including DS2114Z datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your DS2114Z requirements.
6.How does Aetrix verify that DS2114Z is sourced from the original manufacturer or authorized distributors?
All DS2114Z products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that DS2114Z meets industry standards.
7.What is the process for return or replacement of DS2114Z?
All DS2114Z units undergo pre-shipment inspection (PSI). If there is an issue with DS2114Z, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The DS2114Z part is unused and in its original packaging.
Return procedure for DS2114Z:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
DS2114Z Tags

-
LTC1344IG#PBF
Analog Devices Inc.

-
LTC1344AIG#PBF
Analog Devices Inc.

-
UCC5672PWP
Texas Instruments

-
LTC1344ACG#PBF
Analog Devices Inc.

-
MXL1344ACAG+
Analog Devices Inc./Maxim Integrated

-
LTC1344CG#PBF
Analog Devices Inc.

-
PACUSB-U3R
onsemi

-
PACUSB-D1Y5R
onsemi

-
FAN1804MCX
Fairchild Semiconductor

-
MCCS142237DT
onsemi

-
MCCS142237DTR2
onsemi

-
UCC5519PWPR
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

