Analog Devices Inc./Maxim Integrated DS2119M/T&R
- Part No.:
- DS2119M/T&R
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Category:
- Signal Terminators
- Package:
- 28-TSSOP (0.173", 4.40mm Width)
- Datasheet:
-
DS2119M/T&R.pdf
- Description:
- IC TERM SCSI LVD/SE ULT3 28TSSOP
- Quantity:
- Payment:

- Shipping:

Inventory:1,585
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
DS2119M/T&R from Maxim Integrated is an Ultra3 multimode SCSI terminator supporting both low-voltage differential (LVD) and single-ended (SE) bus configurations, featuring auto-sensing of DIFFSENS voltage to select termination mode, 110Ω SE resistance with ±5% tolerance, and integrated thermal shutdown. It is used in wide SCSI backplanes requiring hot-plug-compatible active termination.
For engineers reviewing the DS2119M/T&R datasheet, DS2119M/T&R pinout, DS2119M/T&R application, or DS2119M/T&R equivalent, key selection criteria include LVD/SE mode auto-detection via DIFFSENSE logic, 28-pin TSSOP package compatibility, 105Ω differential / 150Ω common-mode impedance in LVD mode, and support for Ultra160/Ultra320 timing compliance.
Technical Context
The DS2119M/T&R implements trinary DIFFSENS decoding using two comparators and a NAND gate to distinguish SE (<0.6V), HVD (2.4V–VTPWR+0.3V), and LVD (0.7V–1.9V) bus conditions. Its internal bandgap reference generates 1.25V for LVD mode and 2.85V for SE mode, switching precision resistor strings and current sources accordingly.
In LVD mode, it delivers 105Ω differential and 150Ω common-mode termination with 112mV fail-safe bias; in SE mode, it maintains 110Ω termination while sourcing 25.4mA per line and regulating at 2.85V ±0.15V. Thermal shutdown activates at 150°C, isolating RxP/RxN pins and disabling VREF and DIFFSENSE driver.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Termination Modes | LVD and SE auto-selected via DIFFSENS voltage detection; HVD isolation supported |
| SE Resistance | 110Ω ±5% - ensures stable 2.85V quiescent bias and 22mA sink capability with active-negation drivers |
| LVD Impedance | 105Ω differential / 150Ω common-mode - meets Ultra320 signal integrity requirements |
| DIFFSENS Detection | Trinary logic: SE (<0.6V), LVD (0.7–1.9V), HVD (2.4–VTPWR+0.3V) - eliminates external RC filter |
| Power Supply Range | TPWR: 2.7–5.5V (LVD), 4.0–5.5V (SE); supports legacy TERMPWR rails without level-shifting |
| Thermal Protection | Shuts down at 150°C, isolating RxP/RxN pins and placing VREF in high-impedance state |
| Output Capacitance | 3pF - minimizes signal reflection on high-speed SCSI buses up to 320MB/s |
Pinout & Package
DS2119M/T&R is housed in a 28-pin TSSOP (0.173" wide) package with exposed heat-sink ground pad (pins 6 and 22). Pin functions are validated per Maxim DS2119M datasheet Rev 010406.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VREF (Pin 1) | Reference voltage output | Supplies 2.85V in SE mode or 1.25V in LVD mode; requires 4.7µF decoupling for regulation stability |
| RxP/RxN (Pins 2–5, 7–12, 18–21, 23–26) | SCSI signal termination terminals | Connects directly to nine SCSI signal line pairs; internally switched between LVD current-source and SE resistor networks |
| HS GND (Pins 6, 22) | Thermal ground connection | Internally tied to exposed pad; must be soldered to PCB ground plane for thermal dissipation and noise control |
| ISO (Pin 13) | Termination isolation control | High = disconnects RxP/RxN from bus while keeping VREF active; used during bus reconfiguration |
| GND (Pin 14) | Signal reference ground | Primary 0V reference for internal analog circuitry; separate from HS GND for noise separation |
| MSTR/SLV (Pin 15) | DIFFSENSE driver enable | High = enables DS2119M to drive DIFFSENS bus line; required for master-mode bus arbitration |
| DIFFSENSE (Pin 16) | DIFFSENS bus output | Drives SCSI DIFFSENS line at 1.2–1.4V with 5–15mA source capability when MSTR/SLV = 1 |
| DIFF_CAP (Pin 17) | Digital filter input | Accepts 0.1µF capacitor to suppress high-frequency transients on DIFFSENS line; replaces external RC network |
| TPWR (Pins 27, 28) | Termination power input | Connects to SCSI TERMPWR rail; requires local 2.2µF + 0.01µF bypassing for clean LVD/SE switching |
Key Features
| Feature | Design Value |
|---|---|
| Auto-sensing LVD/SE mode selection | Eliminates manual configuration or jumpers; detects bus mode in real time via DIFFSENS trinary voltage window |
| Integrated DIFFSENSE driver | Enables DS2119M/T&R to act as master terminator by actively asserting DIFFSENS voltage on the bus |
| Digital DIFFSENS noise filtering | On-chip digital filter removes transients, removing need for external RC filter components and saving board space |
| Thermal shutdown with pin isolation | At 150°C, disconnects RxP/RxN from bus and disables VREF/DIFFSENSE - prevents data corruption during overtemperature events |
| Fail-safe LVD bias | Maintains 112mV differential bias when no drivers are active - ensures bus remains electrically stable during idle periods |
Applications
| SCSI Wide Backplane Termination | Ultra320 RAID Controller Interface |
|---|---|
Use Scenario: Termination of 16-bit wide SCSI bus in enterprise storage backplanes with mixed LVD/SE device populations. IC Role / Device Role / Timing Role: Active multimode terminator providing impedance-matched termination and DIFFSENS arbitration on parallel SCSI bus. Use Value: Enables seamless interoperability between new Ultra320 LVD drives and legacy SE peripherals without manual jumpering or firmware updates. | Use Scenario: Integration into RAID controller add-in cards requiring hot-plug-capable, self-configuring SCSI termination. IC Role / Device Role / Timing Role: Bus-level termination IC that senses and adapts to connected device types, maintaining signal integrity at 320MB/s transfer rates. Use Value: Reduces design risk by eliminating mismatched termination errors that cause CRC failures or bus resets under high-load conditions. |
| SCSI Hot-Swap Enclosure Management | Legacy Server Storage Expansion |
Use Scenario: Termination inside hot-swap SCSI drive cages where devices may be inserted/removed while system is powered. IC Role / Device Role / Timing Role: Real-time bus mode detector and terminator that reconfigures within microseconds upon device insertion/removal. Use Value: Prevents bus contention and signal reflections during live insertion, ensuring reliable enumeration and data transfer continuity. | Use Scenario: Retrofitting older servers with Ultra160/Ultra320 capability while retaining compatibility with existing SE peripherals. IC Role / Device Role / Timing Role: Dual-mode active terminator enabling backward-compatible upgrades without replacing entire SCSI subsystem. Use Value: Extends service life of legacy infrastructure by supporting newer high-speed drives alongside aging SE tape libraries and scanners. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar SCSI termination applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| DS2119ME+T&R | Lead-free/RoHS-compliant version of DS2119M/T&R; identical electrical specs and pinout | No functional difference; selected when lead-free assembly or RoHS certification is required | Choose DS2119ME+T&R for new designs targeting environmental compliance; DS2119M/T&R remains valid for legacy-restricted builds |
| MAX3221EESA+ | RS-232 transceiver, not a SCSI terminator; lacks DIFFSENS logic, termination resistors, and multimode capability | Designed for serial point-to-point communication, not parallel SCSI bus termination | Not functionally comparable; only considered if misidentified as SCSI component - verify part number before substitution |
Compared with DS2119ME+T&R, DS2119M/T&R offers identical performance but without lead-free finish; compared with MAX3221EESA+, DS2119M/T&R provides dedicated SCSI multimode termination with auto-sensing, whereas MAX3221EESA+ serves entirely different interface standards and cannot substitute.
Availability
DS2119M/T&R is available at Aetrix Electronics and suitable for SCSI wide backplane termination, Ultra320 RAID controller interfaces, and legacy server storage expansion requiring stable component supply and long-term industrial availability.
Supply support for DS2119M/T&R includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Maxim Integrated (now part of Analog Devices) is a U.S.-based semiconductor company specializing in analog, mixed-signal, and power management ICs for industrial, communications, and computing applications.
The DS2119M/T&R belongs to Maxim's SCSI interface product line, engineered specifically for robust, self-adapting parallel SCSI termination in mission-critical storage systems with mixed-generation device fleets.
FAQ
What termination modes does the DS2119M/T&R support?
The DS2119M/T&R supports three operational modes: low-voltage differential (LVD), single-ended (SE), and HVD isolation. It automatically selects LVD or SE based on the voltage detected on the DIFFSENS line - below 0.6V triggers SE mode, 0.7V–1.9V selects LVD mode, and above 2.4V initiates HVD isolation. This behavior is confirmed in the functional description and DIFFSENS operating range specifications of the DS2119M datasheet Rev 010406.
How does the DS2119M/T&R handle thermal overload?
When junction temperature reaches 150°C, the DS2119M/T&R activates thermal shutdown: it isolates all RxP/RxN termination pins from the SCSI bus, places VREF in high-impedance state, and disables the DIFFSENSE driver. This prevents bus corruption and protects downstream devices. The shutdown threshold is guaranteed by design and documented in the DC characteristics table on page 7 of the DS2119M datasheet.
Is the DS2119M/T&R pin-compatible with the DS2119ME+T&R?
Yes, the DS2119M/T&R is pin-compatible with the DS2119ME+T&R. Both share identical 28-pin TSSOP packaging, pinout, electrical specifications, and functional behavior. The sole difference is that DS2119ME+T&R uses a lead-free/RoHS-compliant finish, indicated by a "+" top mark. This compatibility is explicitly stated in the ordering information table on page 1 of the DS2119M datasheet.
What external components are required for stable DS2119M/T&R operation?
The DS2119M/T&R requires three mandatory external components: a 4.7µF capacitor between VREF and GND for reference regulation; a 2.2µF capacitor plus 0.01µF ceramic capacitor between each TPWR pin and GND for power rail decoupling; and a 0.1µF capacitor on DIFF_CAP for digital noise filtering. These values are specified in the "Recommended Operating Conditions" and "Capacitor Requirements" sections of the DS2119M datasheet Rev 010406.
Can the DS2119M/T&R be used as the sole terminator on a wide SCSI bus?
No, three DS2119M/T&R units are required for full termination of a wide (16-bit) SCSI bus. Each DS2119M/T&R terminates nine signal line pairs, and a wide SCSI bus has 18 signal lines (nine differential pairs). This requirement is explicitly stated in the Detailed Description section on page 1 of the DS2119M datasheet: "Three DS2119M terminators are needed for a wide SCSI bus."
DS2119M/T&R Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Series:
- -
- Package/Case:
- 28-TSSOP (0.173", 4.40mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Type:
- SCSI, LVD, SE
- Number of Terminations:
- 9
- Voltage - Supply:
- 4V ~ 5.5V
- Operating Temperature:
- 0°C ~ 70°C
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 28-TSSOP
DS2119M/T&R FAQ
1.How can I place an order for DS2119M/T&R through Aetrix?
Please submit a Request for Quotation (RFQ) for DS2119M/T&R on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for DS2119M/T&R reliable?
The price and inventory of DS2119M/T&R are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for DS2119M/T&R is usually 5 days.
3.What payment methods are accepted for DS2119M/T&R?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for DS2119M/T&R transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for DS2119M/T&R?
DS2119M/T&R orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your DS2119M/T&R order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for DS2119M/T&R?
For technical support, including DS2119M/T&R datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your DS2119M/T&R requirements.
6.How does Aetrix verify that DS2119M/T&R is sourced from the original manufacturer or authorized distributors?
All DS2119M/T&R products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that DS2119M/T&R meets industry standards.
7.What is the process for return or replacement of DS2119M/T&R?
All DS2119M/T&R units undergo pre-shipment inspection (PSI). If there is an issue with DS2119M/T&R, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The DS2119M/T&R part is unused and in its original packaging.
Return procedure for DS2119M/T&R:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
DS2119M/T&R Tags

-
LTC1344IG#PBF
Analog Devices Inc.

-
LTC1344AIG#PBF
Analog Devices Inc.

-
UCC5672PWP
Texas Instruments

-
LTC1344ACG#PBF
Analog Devices Inc.

-
MXL1344ACAG+
Analog Devices Inc./Maxim Integrated

-
LTC1344CG#PBF
Analog Devices Inc.

-
PACUSB-U3R
onsemi

-
PACUSB-D1Y5R
onsemi

-
FAN1804MCX
Fairchild Semiconductor

-
MCCS142237DT
onsemi

-
MCCS142237DTR2
onsemi

-
UCC5519PWPR
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
