Analog Devices Inc./Maxim Integrated DS2165QN
- Part No.:
- DS2165QN
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Category:
- DSP (Digital Signal Processors)
- Package:
- 28-LCC (J-Lead)
- Datasheet:
-
DS2165QN.pdf
- Description:
- IC PROC ADPCM 16/24/32K 28-PLCC
- Quantity:
- Payment:

- Shipping:

Inventory:4,940
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
DS2165QN from Maxim Integrated is a dual-channel ADPCM processor IC optimized for voice compression/expansion in TDM telephony systems. It performs real-time 64kbps ↔ 32kbps (G.721), 64kbps ↔ 24kbps (T1.303), or 64kbps ↔ 16kbps (proprietary) conversion with <375 µs input-to-output delay, supports independent A-law/µ-law coding per channel, and operates from a single +5V supply in 28-pin PLCC packaging - deployed in digital PBX, voice mail, and echo cancellation subsystems.
For engineers reviewing the DS2165QN datasheet, DS2165QN pinout, DS2165QN application, or DS2165QN equivalent, this page delivers verified functional architecture, time-slot programmability, hardware/software mode configuration, on-the-fly algorithm switching, and direct interconnect capability with combo-codec devices like TP305X and MC1455XX.
Technical Context
The DS2165QN integrates a 10 MIPS DSP engine with two independent PCM interfaces (X and Y), each supporting 256kHz–4.096MHz serial TDM data rates and configurable input/output time slots via on-chip TSAC circuitry. Its control register enables per-channel selection of compression/expansion mode, idle/bypass state, A-law/µ-law format, and algorithm (32/24/16kbps).
In software mode (SPS = VDD), configuration occurs via a 3-wire serial port (SCLK/SDI/CS) using 2- or 4-byte writes with address/command byte addressing up to 64 devices. In hardware mode (SPS = VSS), pin-strapped A0–A5 directly set CP/EX, U/A, AS0–AS2, and IPD bits - eliminating host processor dependency for voice storage applications.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Compression Rates | 64kbps ↔ 32kbps (G.721), 64kbps ↔ 24kbps (T1.303), 64kbps ↔ 16kbps (Dallas proprietary); selectable per channel. |
| Input-to-Output Delay | <375 µs - ensures low-latency voice path critical for real-time telephony and conferencing systems. |
| Supply Voltage | +5.0V ±10% - compatible with standard TTL/CMOS logic rails; no level-shifting required for interface. |
| Master Clock | 10MHz ±500ppm - drives internal DSP engine; asynchronous to CLKX/CLKY/FSX/FSY clocks. |
| PCM Data Rate Support | 256kHz to 4.096MHz - covers E1 (2.048MHz), T1 (1.544MHz), and custom TDM backplane speeds. |
| Power Consumption | 20mA active (5V), 1mA idle - enables low-power operation when channels are tri-stated via IPD bit. |
| Operating Temperature | 0°C to +70°C - qualified for commercial-grade telecom infrastructure and office equipment. |
Pinout & Package
DS2165QN is housed in a 28-pin Plastic Leaded Chip Carrier (PLCC) package with J-lead geometry, 0.050" pitch, and dimensions per JEDEC MS-026. The package is lead-free and RoHS-compliant per Maxim's manufacturing standards.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| RST | Hardware Reset Input | Active-high reset; must be held low ≥1ms after MCLK stabilizes to initialize both channel algorithms and registers. |
| SPS | Serial Port Select | High = software mode (serial config enabled); low = hardware mode (pin-strapped configuration, no host needed). |
| MCLK | Master Clock Input | 10MHz clock source for DSP core; asynchronous to all PCM and serial interface clocks. |
| XIN / YIN | PCM/ADPCM Data Inputs | Sampled on falling edge of CLKX/CLKY during user-programmed time slots; support A-law/µ-law formats. |
| XOUT / YOUT | PCM/ADPCM Data Outputs | Updated on rising edge of CLKX/CLKY; tri-stated during serial register writes or when IPD = 1. |
| FSX / FSY | Frame Sync Inputs | 8kHz frame sync signals; double-wide pulse triggers automatic CAS mode switch from 32kbps to 24kbps. |
| SCLK / SDI / CS | Serial Configuration Interface | 3-wire SPI-compatible port for dynamic register updates; supports multi-device daisy-chain via address matching (A0–A5). |
Key Features
| Feature | Design Value |
|---|---|
| Dual Independent Channel Architecture | Enables simultaneous compression + expansion, dual compression, or dual expansion - ideal for full-duplex voice gateways. |
| On-the-Fly Algorithm Switching | Changes between 32/24/16kbps modes without reset or interruption - preserves call continuity during bandwidth adaptation. |
| Channel Associated Signaling (CAS) Support | Automatic 32kbps→24kbps switch on double-width FS pulse - frees LSB for signaling bits in TDM frames. |
| Hardware Mode Operation | No external controller required; A0–A5 pins configure coding, algorithm, and idle state - reduces BOM and firmware overhead. |
| Time-Slot Assigner-Circuit (TSAC) | Programmable input/output time slots per channel - enables flexible integration into non-standard TDM slot allocations. |
Applications
| Digital PBX Systems | Voice Mail Storage |
|---|---|
Use Scenario: Central office-grade private branch exchange handling 30+ concurrent voice channels over E1/T1 trunks. IC Role / Device Role / Timing Role: Dual-channel ADPCM processor performing real-time 64kbps↔32kbps compression on inbound/outbound PCM streams with G.721 compliance. Use Value: Reduces trunk bandwidth by 50% while maintaining toll-quality speech; supports CAS for feature activation (call transfer, hold). |
Use Scenario: Embedded voice messaging system storing hours of messages on flash memory with limited storage capacity. IC Role / Device Role / Timing Role: Hardware-mode ADPCM compressor converting µ-law PCM to 16kbps proprietary format for compact storage. Use Value: Achieves 4× storage density improvement vs. raw PCM; eliminates need for host CPU during record/playback cycles. |
| Echo Cancellation Subsystems | Digital Conference Bridges |
Use Scenario: Acoustic echo canceller in VoIP gateway requiring low-latency, deterministic processing pipeline. IC Role / Device Role / Timing Role: Low-delay (<375 µs) ADPCM expander reconstructing compressed upstream voice before adaptive filtering. Use Value: Prevents echo tail misalignment due to variable codec latency; maintains strict timing alignment with reference signal path. |
Use Scenario: Multi-party audio bridge mixing 8–16 voice streams with dynamic bandwidth allocation per participant. IC Role / Device Role / Timing Role: Per-channel 24kbps compression enabling scalable bandwidth use - higher priority speakers at 32kbps, others at 24kbps. Use Value: Enables real-time algorithm switching based on speaker activity detection without session disruption. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar ADPCM processor applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| DS2165QL | 3.0V operation variant (2.7–3.6V supply); identical pinout and functionality but lower active current (12mA vs. 20mA). | Targeted for battery-powered or low-voltage embedded voice recorders where 5V rail is unavailable. | Select DS2165QL only when system-level voltage budget mandates 3V operation; not drop-in compatible with 5V designs. |
| MC34118 | Single-channel µ-law ADPCM codec (32kbps only); no hardware mode, no TSAC, no CAS support; 20-pin DIP. | Legacy analog telephone interface cards requiring minimal footprint and fixed-rate compression. | Choose MC34118 only for cost-sensitive, single-channel, fixed-G.721 applications lacking time-slot flexibility or dual-channel needs. |
Compared with DS2165QN, DS2165QL offers identical feature set at reduced voltage and power, while MC34118 provides basic 32kbps compression in simpler, lower-cost form - neither matches DS2165QN's dual-channel programmability, on-the-fly rate switching, or CAS-enabled signaling capability.
Availability
DS2165QN is available at Aetrix Electronics and suitable for digital PBX systems, voice mail storage platforms, and echo cancellation subsystems requiring stable component supply, long-term lifecycle assurance, and traceable sourcing from authorized channels.
Supply support for DS2165QN includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Maxim Integrated (now part of Analog Devices) is a U.S.-based semiconductor company specializing in high-performance analog, mixed-signal, and digital ICs for communications, computing, and industrial markets.
The DS2165QN belongs to Maxim's legacy telephony DSP processor family, designed specifically for bandwidth-efficient voice compression in TDM-based infrastructure - emphasizing low latency, hardware configurability, and standards-compliant algorithm execution.
FAQ
What is the primary function of the DS2165QN in a telephony system?
The DS2165QN serves as a dual-channel adaptive differential pulse-code modulation (ADPCM) processor that compresses or expands 64kbps PCM voice data to/from 32kbps, 24kbps, or 16kbps rates. It enables bandwidth reduction in TDM voice networks while maintaining speech quality, and supports critical features like Channel Associated Signaling (CAS) and on-the-fly algorithm switching - making DS2165QN essential for digital PBX, voice mail, and conferencing applications.
Does the DS2165QN support both A-law and µ-law PCM formats?
Yes, the DS2165QN supports both A-law and µ-law PCM formats independently per channel via the U/A bit (CR.2) in the control register. This allows one channel (e.g., X) to process A-law data while the other (e.g., Y) handles µ-law - crucial for interoperability between E1 (A-law) and T1 (µ-law) trunk interfaces. Format selection is retained across hardware and software modes and does not affect time-slot organization.
How does the hardware mode of the DS2165QN eliminate the need for a host processor?
In hardware mode (SPS = VSS), the DS2165QN maps control bits - including CP/EX, U/A, AS0–AS2, and IPD - directly to pins A0–A5, SDI, and CS. This allows configuration through simple pull-up/pull-down resistors instead of serial commands. The device defaults to time slot 0 and requires no external controller, making DS2165QN ideal for voice storage or fixed-function applications where firmware overhead must be minimized.
What is the significance of the on-board time-slot assigner-circuit (TSAC) in the DS2165QN?
The TSAC in DS2165QN enables precise, programmable assignment of input and output time slots for each PCM/ADPCM channel - independent of selected compression rate or data format. This allows DS2165QN to interface seamlessly with non-standard TDM backplanes, legacy codecs, or multiplexers that allocate voice data outside conventional slot 0 positions, enhancing system integration flexibility without requiring external glue logic.
Can the DS2165QN switch between compression algorithms during an active voice call?
Yes, the DS2165QN supports true on-the-fly algorithm switching in software mode: changing from 32kbps to 24kbps or 16kbps requires only updating the AS0–AS2 bits in the control register via the serial port before the next PCM sample arrives. The DS2165QN reads the control register prior to processing each sample, ensuring zero-gap transition - critical for dynamic bandwidth adaptation in voice-over-IP gateways and conference bridges using DS2165QN.
DS2165QN Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Series:
- -
- Package/Case:
- 28-LCC (J-Lead)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Type:
- ADPCM
- Interface:
- ADPCM, PCM
- Clock Rate:
- 10MHz
- Non-Volatile Memory:
- -
- On-Chip RAM:
- -
- Voltage - I/O:
- 5.00V
- Voltage - Core:
- 5.00V
- Operating Temperature:
- 0°C ~ 70°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 28-PLCC (11.51x11.51)
DS2165QN FAQ
1.How can I place an order for DS2165QN through Aetrix?
Please submit a Request for Quotation (RFQ) for DS2165QN on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for DS2165QN reliable?
The price and inventory of DS2165QN are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for DS2165QN is usually 5 days.
3.What payment methods are accepted for DS2165QN?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for DS2165QN transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for DS2165QN?
DS2165QN orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your DS2165QN order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for DS2165QN?
For technical support, including DS2165QN datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your DS2165QN requirements.
6.How does Aetrix verify that DS2165QN is sourced from the original manufacturer or authorized distributors?
All DS2165QN products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that DS2165QN meets industry standards.
7.What is the process for return or replacement of DS2165QN?
All DS2165QN units undergo pre-shipment inspection (PSI). If there is an issue with DS2165QN, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The DS2165QN part is unused and in its original packaging.
Return procedure for DS2165QN:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
DS2165QN Tags
-
TMS320C5535AZAY10
Texas Instruments

-
TMS320VC5501PGF300
Texas Instruments

-
ADSP-BF592KCPZ
Analog Devices Inc.

-
ADAU1463WBCPZ150
Analog Devices Inc.

-
TMS320VC5402PGE100
Texas Instruments

-
ADAU1701JSTZ-RL
Analog Devices Inc.

-
ADAU1701JSTZ
Analog Devices Inc.

-
TMS320VC5502PGF300
Texas Instruments

-
ADAU1462WBCPZ300RL
Analog Devices Inc.

-
ADAU1452KCPZRL
Analog Devices Inc.

-
ADAU1452WBCPZ-RL
Analog Devices Inc.

-
TMS320C6747DZKB3
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

