My Inquiry
My Account
Texas Instruments DS25CP104ATSQ/NOPB
- Part No.:
- DS25CP104ATSQ/NOPB
- Manufacturer:
- Texas Instruments
- Category:
- Signal Switches, Multiplexers, Decoders
- Package:
- 40-WFQFN Exposed Pad
- Datasheet:
-
DS25CP104ATSQ/NOPB.pdf
- Description:
- IC CROSSPOINT SW 1 X 4:4 40WQFN
- Quantity:
- Payment:
- Shipping:
Inventory:320
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
DS25CP104ATSQ/NOPB from Texas Instruments is a 3.125 Gbps 4×4 LVDS crosspoint switch with integrated transmit pre-emphasis and receive equalization, designed for high-speed signal routing across lossy FR-4 backplanes and balanced cables. It features internal 100 Ω LVDS input termination, 8 kV HBM ESD protection on I/O pins, and operates from 3.0–3.6 V supply at −40°C to +85°C ambient.
For engineers reviewing the DS25CP104ATSQ/NOPB datasheet, DS25CP104ATSQ/NOPB pinout, DS25CP104ATSQ/NOPB application, or DS25CP104ATSQ/NOPB equivalent, key selection criteria include differential jitter performance (≤27 ps deterministic jitter at 3.125 Gbps), SMBus-configurable four-level PE/EQ, flow-through WQFN-40 pinout, and support for SD/HD/3G-SDI, InfiniBand, and OC-48 systems.
Technical Context
The DS25CP104ATSQ/NOPB implements a fully differential, non-blocking 4×4 LVDS switching architecture with independent per-output routing control via pin or SMBus interface. Its dual-mode operation supports both hardware-selectable (EN_smb = 0) and software-programmable (EN_smb = 1) configurations, enabling flexible integration in broadcast (1:4) or quad-buffer (4:4) topologies.
Signal conditioning is implemented through four discrete pre-emphasis levels (Off/Low/Medium/High) and four equalization levels (Off/Low/Medium/High), each configurable per output or per input respectively. The device includes on-chip LOS detection, soft power-down via SMBus register, and 100 Ω internal input/output terminations optimized for minimal return loss and board space reduction.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Max Data Rate | 3.125 Gbps - supports 3G-SDI, OC-48, and InfiniBand signaling without retiming |
| Differential Jitter (DJ) | ≤27 ps peak-to-peak at 3.125 Gbps - ensures reliable eye opening over 30-inch FR-4 channels |
| Supply Voltage | 3.0–3.6 V - compatible with standard 3.3 V logic rails and low-noise LDOs |
| Input Termination | Integrated 100 Ω differential - eliminates external resistors, reduces BOM count and layout area |
| ESD Protection | 8 kV HBM on LVDS I/O - protects against handling damage in production and field environments |
| Operating Temp | −40°C to +85°C - qualified for industrial and broadcast equipment operating in uncontrolled enclosures |
| Package | WQFN-40 (6 mm × 6 mm, 0.5 mm pitch) - enables high-density routing with flow-through pinout |
Pinout & Package
DS25CP104ATSQ/NOPB is housed in a thermally enhanced 40-pin WQFN package (RTA0040A) with exposed die attach pad (DAP) requiring connection to ground for optimal thermal and electrical performance. Pin numbering follows TI's standard WQFN-40 outline with flow-through arrangement minimizing trace crossovers.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| IN0+ / IN0− to IN3+ / IN3− (Pins 1–2, 4–5, 6–7, 9–10) | LVDS differential inputs | Each pair has internal 100 Ω termination; accepts LVDS/CML/LVPECL common-mode range (0.05 V to VCC−0.05 V) |
| OUT0+ / OUT0− to OUT3+ / OUT3− (Pins 21–22, 23–24, 26–27, 28–29) | LVDS differential outputs | Each pair includes 100 Ω internal termination; delivers 250–450 mV differential swing into 100 Ω load |
| EQ0–EQ3 (Pins 11, 12, 39, 40) | LVCMOS equalization level select | Set per-input EQ level (Off/Low/Medium/High) via SMBus or fixed Low/Off via pins |
| PE0–PE3 (Pins 18–20, 31) | LVCMOS pre-emphasis level select | Set per-output PE level (Off/Low/Medium/High); Medium/Off selectable by pin; all four levels via SMBus |
| S00/SCL, S01/SDA, S10–S21/ADDR0–ADDR3, S30/S31 (Pins 13–14, 17, 32–37) | Configuration interface | Pin-mode routing selects (Sxx) or SMBus clock/data/address (SCL/SDA/ADDRn); EN_smb (Pin 17) controls mode |
| PWDN (Pin 38) | Power-down control | Hardware-controlled shutdown (PWDN = L) or SMBus-soft power-down (Control Register D[7]) |
| VDD (Pins 3, 8, 15, 25, 30) | Power supply | Five dedicated 3.3 V supply pins reduce IR drop and improve PSRR across high-speed switching |
| GND / DAP (Pins 16, DAP) | Ground reference | Exposed thermal pad must be soldered to solid ground plane for thermal dissipation (θJC = 3.8°C/W) |
Key Features
| Feature | Design Value |
|---|---|
| Fully differential non-blocking 4×4 architecture | Enables any input-to-any-output routing without signal degradation or contention, supporting broadcast and point-to-point topologies |
| Four-level programmable pre-emphasis & equalization | Compensates for up to 30-inch FR-4 channel loss (−9.7 dB @ 1.56 GHz) while maintaining sub-0.16 UI total jitter |
| On-chip 100 Ω input/output termination | Reduces component count by 8 resistors per device and minimizes PCB area vs. discrete termination solutions |
| Loss-of-signal (LOS) monitoring | Detects open-cable or disconnected input conditions and reports status via SMBus register for system fault management |
| 8 kV HBM ESD protection on LVDS I/O | Eliminates need for external TVS diodes in front-end interfaces, simplifying layout and improving reliability |
Applications
| SD/HD/3G HD SDI Routers | OC-48 / STM-16 Optical Transport |
|---|---|
Use Scenario: High-density video routing matrix in broadcast production switchers handling simultaneous 3G-SDI (2.97 Gbps) signals. IC Role / Device Role / Timing Role: 4×4 LVDS crosspoint switch providing lossless signal path selection with adaptive equalization to compensate for long PCB traces and cable interconnects. Use Value: Maintains >20 dB eye height at receiver after 20-inch FR-4 channel using Medium EQ, enabling direct interface to SDI reclockers without additional signal conditioning. | Use Scenario: Line card signal aggregation in SONET/SDH add-drop multiplexers where OC-48 (2.488 Gbps) data streams are switched between tributary and line interfaces. IC Role / Device Role / Timing Role: Low-skew (<125 ps channel-to-channel), low-jitter (<27 ps DJ) crosspoint enabling clean fanout to multiple SerDes lanes with matched propagation delay. Use Value: Achieves <0.16 UI total jitter at 2.5 Gbps, meeting GR-253-CORE BER requirements for telecom transport without external CDR. |
| InfiniBand Switch Fabric | FireWire (IEEE 1394b) Interconnect |
Use Scenario: Backplane switching in 4× DDR InfiniBand (5 Gbps per lane) chassis-based switches with multi-drop topology. IC Role / Device Role / Timing Role: Quad-buffer mode (4:4) provides isolated, impedance-matched paths between host controller and multiple target ports with programmable pre-emphasis. Use Value: Pre-emphasis set to High extends usable reach over 15-inch FR-4 from 3.125 Gbps to full 5 Gbps InfiniBand signaling with <0.10 UI TJ. | Use Scenario: High-bandwidth digital audio/video bridging in professional FireWire 1394b (800 Mbps) equipment with mixed-source inputs. IC Role / Device Role / Timing Role: Pin-configurable 4×4 switch routing asynchronous isochronous streams between camera, recorder, and monitor interfaces. Use Value: Internal 100 Ω termination and <650 ps max propagation delay ensure timing alignment across all four FireWire PHY lanes, preserving isochronous latency guarantees. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 4×4 LVDS crosspoint applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| DS25CP114TSQ/NOPB | No internal input termination; requires external 100 Ω resistors on all four inputs | Better suited for multidrop or custom-terminated topologies where input loading must be controlled externally | Select DS25CP114TSQ/NOPB when designing custom distribution networks requiring variable input impedance or shared-termination schemes |
| MAX9154ESE+ | Lower max rate (2.5 Gbps); no SMBus interface; fixed pre-emphasis only | Limited to SD/HD-SDI and lower-speed serial links; lacks dynamic equalization and software configurability | Choose MAX9154ESE+ only for cost-sensitive, fixed-function SDI routing where 3G-SDI and SMBus control are unnecessary |
Compared with DS25CP114TSQ/NOPB, DS25CP104ATSQ/NOPB offers plug-and-play input termination but less flexibility in multidrop designs; versus MAX9154ESE+, it delivers higher bandwidth, full PE/EQ programmability, and robust jitter performance essential for 3G-SDI and OC-48 systems.
Availability
DS25CP104ATSQ/NOPB is available at Aetrix Electronics and suitable for SD/HD/3G HD SDI routers, OC-48 optical transport systems, and InfiniBand switch fabric applications requiring stable component supply, long-term lifecycle assurance, and guaranteed traceable sourcing.
Supply support for DS25CP104ATSQ/NOPB includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and high-speed interface solutions for industrial, communications, and broadcast markets.
The DS25CP104ATSQ/NOPB belongs to TI's high-speed LVDS crosspoint portfolio, engineered specifically for lossy-backplane signal integrity in professional video, telecom, and data center interconnect applications.
FAQ
What is the maximum supported data rate for DS25CP104ATSQ/NOPB?
The DS25CP104ATSQ/NOPB is specified and characterized up to 3.125 Gbps, meeting the full bandwidth requirement for 3G-SDI (2.97 Gbps), OC-48 (2.488 Gbps), and InfiniBand DDR (5 Gbps per lane with margin). Jitter performance remains within specification (≤27 ps deterministic jitter) at this rate under recommended operating conditions.
Does DS25CP104ATSQ/NOPB require external termination resistors?
No - DS25CP104ATSQ/NOPB integrates 100 Ω differential termination on all four LVDS inputs and outputs. This eliminates the need for eight external 100 Ω resistors, reducing BOM cost, PCB area, and layout complexity. The DS25CP114 variant omits input termination and does require external resistors.
How is DS25CP104ATSQ/NOPB configured - via pins or software?
DS25CP104ATSQ/NOPB supports dual configuration modes: pin-strapped (EN_smb = 0) for hardware-only routing and pre-emphasis/equalization level selection, or SMBus-controlled (EN_smb = 1) for full software programmability of all four PE/EQ levels, LOS status, and soft power-down. Both modes coexist - PE/EQ pins remain functional in SMBus mode.
What package type and thermal characteristics does DS25CP104ATSQ/NOPB use?
DS25CP104ATSQ/NOPB uses a 40-pin WQFN package (RTA0040A, 6 mm × 6 mm) with exposed die attach pad (DAP). Thermal resistance is θJA = 26.9°C/W and θJC = 3.8°C/W. The DAP must be soldered to a solid ground plane to achieve rated 4.65 W power dissipation and maintain junction temperature ≤150°C at +85°C ambient.
Can DS25CP104ATSQ/NOPB interface directly with CML or LVPECL drivers?
Yes - DS25CP104ATSQ/NOPB accepts a wide input common-mode range of 0.05 V to VCC−0.05 V, enabling direct connection to CML (typically ~1.0 V common-mode) and LVPECL (typically ~1.6 V common-mode) sources without level-shifting circuitry. Input differential voltage is supported up to 1.0 V, matching typical CML/LVPECL swing specifications.
DS25CP104ATSQ/NOPB Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 40-WFQFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Type:
- Crosspoint Switch
- Circuit:
- 1 x 4:4
- Independent Circuits:
- 1
- Current - Output High, Low:
- -
- Voltage Supply Source:
- Single Supply
- Voltage - Supply:
- 3V ~ 3.6V
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 40-WQFN (6x6)
DS25CP104ATSQ/NOPB FAQ
1.How can I place an order for DS25CP104ATSQ/NOPB through Aetrix?
Please submit a Request for Quotation (RFQ) for DS25CP104ATSQ/NOPB on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for DS25CP104ATSQ/NOPB reliable?
The price and inventory of DS25CP104ATSQ/NOPB are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for DS25CP104ATSQ/NOPB is usually 5 days.
3.What payment methods are accepted for DS25CP104ATSQ/NOPB?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for DS25CP104ATSQ/NOPB transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for DS25CP104ATSQ/NOPB?
DS25CP104ATSQ/NOPB orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your DS25CP104ATSQ/NOPB order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for DS25CP104ATSQ/NOPB?
For technical support, including DS25CP104ATSQ/NOPB datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your DS25CP104ATSQ/NOPB requirements.
6.How does Aetrix verify that DS25CP104ATSQ/NOPB is sourced from the original manufacturer or authorized distributors?
All DS25CP104ATSQ/NOPB products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that DS25CP104ATSQ/NOPB meets industry standards.
7.What is the process for return or replacement of DS25CP104ATSQ/NOPB?
All DS25CP104ATSQ/NOPB units undergo pre-shipment inspection (PSI). If there is an issue with DS25CP104ATSQ/NOPB, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The DS25CP104ATSQ/NOPB part is unused and in its original packaging.
Return procedure for DS25CP104ATSQ/NOPB:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
DS25CP104ATSQ/NOPB Tags
-
SN74HC138DR
Texas Instruments
-
TC7SB3157CFU,LF(CT
Toshiba Semiconductor and Storage
-
74CBTLV3257PW,118
Nexperia USA Inc.
-
SN74CBTLV3257PWR
Texas Instruments
-
74CBTLV3257GUX
Nexperia USA Inc.
-
74HC154BQ,118
Nexperia USA Inc.
-
P3S0200GMX
NXP USA Inc.
-
SN74CB3Q3245PWR
Texas Instruments
-
SN74CB3Q3257RGYR
Texas Instruments
-
TCA9543APWR
Texas Instruments
-
TCA9546APWR
Texas Instruments
-
SN74HC138N
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
