My Inquiry
My Account
Texas Instruments DS25CP104ATSQX/NOPB
- Part No.:
- DS25CP104ATSQX/NOPB
- Manufacturer:
- Texas Instruments
- Category:
- Signal Switches, Multiplexers, Decoders
- Package:
- 40-WFQFN Exposed Pad
- Datasheet:
-
DS25CP104ATSQX/NOPB.pdf
- Description:
- IC CROSSPOINT SW 1 X 4:4 40WQFN
- Quantity:
- Payment:
- Shipping:
Inventory:2,354
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
DS25CP104ATSQX/NOPB from Texas Instruments is a 3.125 Gbps 4×4 LVDS crosspoint switch with integrated 100 Ω input termination, SMBus-configurable pre-emphasis (4 levels) and equalization (4 levels), and loss-of-signal detection. It routes high-speed serial video and data signals across backplanes and cables in broadcast infrastructure, supporting SD/HD/3G-SDI routers and InfiniBand interconnects.
For engineers reviewing the DS25CP104ATSQX/NOPB datasheet, DS25CP104ATSQX/NOPB pinout, DS25CP104ATSQX/NOPB application, or DS25CP104ATSQX/NOPB equivalent, key selection criteria include its 480–650 ps differential propagation delay, ±100 ps channel-to-channel skew, 100 Ω on-die input termination, and dual-mode configuration (pin-strapped or SMBus).
Technical Context
The DS25CP104ATSQX/NOPB implements a fully differential, non-blocking 4×4 LVDS switching matrix with independent per-output routing control. Its architecture supports broadcast (1:4) and quad-buffer (4:4) modes, with configurable transmit pre-emphasis and receive equalization to compensate for FR-4 trace loss up to 30 inches.
It operates in two mutually exclusive configuration modes: Pin Mode (EN_smb = 0) enables hardware-selectable routing and Medium/Off PE + Low/Off EQ via dedicated LVCMOS pins; SMBus Mode (EN_smb = 1) enables full 4-level PE/EQ programming, SoftPWDN, and LOS status reporting over a 10–100 kHz SMBus interface with user-settable 7-bit slave address.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Max Data Rate | 3.125 Gbps - supports 3G-SDI, OC-48, and InfiniBand signaling without retiming |
| Differential Propagation Delay | 460–650 ps - ensures sub-nanosecond timing alignment across all 4 outputs |
| Channel-to-Channel Skew | ≤125 ps - maintains signal integrity in parallel high-speed interfaces |
| Input Termination | Integrated 100 Ω differential - eliminates external resistors, reduces BOM count and board area |
| Supply Voltage | 3.0–3.6 V - compatible with standard 3.3 V logic rails and low-noise power domains |
| Operating Temperature | −40°C to +85°C - qualified for industrial and broadcast equipment environments |
| Jitter (3.125 Gbps) | Total jitter ≤0.16 UIP-P with EQ=High/PE=Medium - meets SDI eye mask compliance |
Pinout & Package
DS25CP104ATSQX/NOPB is housed in a 6 mm × 6 mm WQFN-40 package with exposed thermal pad (DAP). The flow-through pinout minimizes trace crossovers and supports controlled-impedance layout on dense PCBs.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| IN0+ / IN0− to IN3+ / IN3− (Pins 1–2, 4–5, 6–7, 9–10) | LVDS differential inputs | Each pair has internal 100 Ω termination; accepts LVDS/CML/LVPECL common-mode range (0.05 V to VCC−0.05 V) |
| OUT0+ / OUT0− to OUT3+ / OUT3− (Pins 29–28, 27–26, 24–23, 22–21) | LVDS differential outputs | 100 Ω on-die termination; 250–450 mV differential swing into 100 Ω load |
| S00/SCL, S01/SDA, S10/ADDR0–S21/ADDR3, S30/S31 (Pins 37, 36, 35, 34, 33, 32, 13, 14) | Configuration I/O | Multi-function pins: routing select (Pin Mode) or SMBus clock/data/address (SMBus Mode) |
| EQ0–EQ3 (Pins 40, 39, 11, 12) | Equalization level control | LVCMOS inputs setting 4-level EQ (Off/Low/Medium/High); functional in both modes |
| PE0–PE3 (Pins 31, 20, 19, 18) | Pre-emphasis level control | LVCMOS inputs setting 4-level PE (Off/Low/Medium/High); functional in both modes |
| PWDN (Pin 38) | Power-down enable | Active-low; powers down analog core while preserving SMBus accessibility when EN_smb = 1 |
| VDD (Pins 3, 8, 15, 25, 30) | Power supply | Five dedicated 3.3 V supply pins reduce IR drop and improve PSRR |
| GND / DAP (Pins 16, DAP) | Ground / thermal pad | Exposed die attach pad must be soldered to solid ground plane for thermal and electrical performance |
Key Features
| Feature | Design Value |
|---|---|
| On-chip 100 Ω input termination | Eliminates 8 external resistors per device, reducing component count and PCB space in multi-channel systems |
| Four-level programmable pre-emphasis | Compensates for high-frequency loss in long FR-4 traces (up to 30″) without external equalizer ICs |
| Four-level programmable equalization | Recovers degraded eye diagrams from lossy cables or backplanes, enabling reliable 3.125 Gbps operation |
| Loss-of-signal (LOS) monitoring | Detects open-cable or disconnected-input faults and reports status via SMBus register read |
| 8 kV HBM ESD protection on LVDS I/O | Protects against electrostatic discharge during board handling and system integration without external TVS |
Applications
| SD/HD/3G-SDI Router | OC-48 / STM-16 Line Card |
|---|---|
Use Scenario: Switching uncompressed 3G-SDI video streams between multiple input sources and output displays in broadcast production switchers. IC Role / Device Role / Timing Role: 4×4 LVDS crosspoint switch providing lossless, low-skew signal routing with adaptive equalization to maintain eye opening over backplane traces. Use Value: Enables single-chip routing of four independent 3G-SDI channels (2.97 Gbps each) with <0.16 UIP-P total jitter, meeting SMPTE 424M compliance. |
Use Scenario: Interfacing SONET framer ASICs to optical transceivers in telecom line cards requiring OC-48 (2.488 Gbps) signal distribution. IC Role / Device Role / Timing Role: High-fidelity LVDS signal switch with pre-emphasis to drive long FR-4 traces between framer and multiplexer ICs. Use Value: Eliminates need for discrete equalizers and terminations, reducing layer count and improving signal integrity margin by >3 dB at 1.25 GHz. |
| InfiniBand Switch Fabric | FireWire 800 Backplane |
Use Scenario: Building modular InfiniBand switch blades where four host ports connect to four fabric ports via midplane. IC Role / Device Role / Timing Role: Non-blocking 4×4 crosspoint enabling any-to-any port mapping with sub-100 ps skew for deterministic latency. Use Value: Supports InfiniBand DDR (2 Gbps) and QDR (4 Gbps) signaling via 3.125 Gbps capability and configurable EQ/PE, reducing interconnect BER. |
Use Scenario: Routing FireWire 800 (786 Mbps) differential pairs across a shared backplane in professional audio/video workstations. IC Role / Device Role / Timing Role: LVDS buffer and switch with integrated termination, isolating source and load impedances to prevent reflections. Use Value: Maintains FireWire 800 eye diagram integrity over 15″ FR-4 runs using Medium EQ, eliminating need for external AC coupling or termination networks. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 4×4 LVDS crosspoint switch applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| DS25CP114TSQX/NOPB | No internal input termination; requires external 100 Ω resistors on all 4 inputs | Better suited for multidrop topologies or custom termination schemes where input loading must be minimized | Select DS25CP114TSQX/NOPB only when design requires flexible input termination or bidirectional signal injection |
| MAX9154ESE+ | Lower max rate (2.5 Gbps); no SMBus interface; fixed pre-emphasis only | Limited to SD/HD-SDI and lower-speed SerDes; lacks dynamic EQ/PE tuning for loss compensation | Choose MAX9154ESE+ for cost-sensitive, fixed-rate applications where 3G-SDI support and adaptive equalization are not required |
Compared with DS25CP114TSQX/NOPB, DS25CP104ATSQX/NOPB saves 8 external resistors and simplifies layout but fixes input termination; versus MAX9154ESE+, it adds 3.125 Gbps support, full SMBus configurability, and 4-level adaptive signal conditioning essential for next-gen broadcast and telecom systems.
Availability
DS25CP104ATSQX/NOPB is available at Aetrix Electronics and suitable for SD/HD/3G-SDI routers, OC-48 line cards, and InfiniBand switch fabrics requiring stable component supply, long-term lifecycle assurance, and guaranteed traceable sourcing.
Supply support for DS25CP104ATSQX/NOPB includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and high-speed interface solutions with over 50 years of innovation in signal integrity and timing products.
The DS25CP104ATSQX/NOPB belongs to TI's high-speed LVDS crosspoint switch family, designed specifically for loss-compensated routing of serial video and data in broadcast, telecom, and computing infrastructure.
FAQ
What is the maximum supported data rate for DS25CP104ATSQX/NOPB?
The DS25CP104ATSQX/NOPB supports a maximum data rate of 3.125 Gbps, validated per JEDEC and SMPTE standards. This enables full compliance with 3G-SDI (2.97 Gbps), OC-48 (2.488 Gbps), and InfiniBand QDR (4 Gbps oversampling) applications. Performance is guaranteed across the full −40°C to +85°C operating temperature range with typical jitter below 0.16 UIP-P at 3.125 Gbps.
Does DS25CP104ATSQX/NOPB require external termination resistors?
No - DS25CP104ATSQX/NOPB integrates 100 Ω differential termination on all four LVDS input pairs, eliminating the need for eight external 100 Ω resistors. Output pairs also include 100 Ω on-die termination. External termination is only required if custom impedance matching or multidrop topologies are used, which is not the case for DS25CP104ATSQX/NOPB's default configuration.
How does the SMBus interface function on DS25CP104ATSQX/NOPB?
The SMBus interface on DS25CP104ATSQX/NOPB is enabled when EN_smb = 1, repurposing S00/SCL and S01/SDA as clock and data lines. It supports full 4-level pre-emphasis and equalization programming, SoftPWDN control, and LOS status reads via a user-configurable 7-bit slave address (ADDR0–ADDR3). SMBus operates at 10–100 kHz and remains accessible even during hardware power-down.
What is the purpose of the PWDN pin on DS25CP104ATSQX/NOPB?
The PWDN pin on DS25CP104ATSQX/NOPB is an active-low hardware power-down control. When pulled low, it disables the analog switching core and LVDS drivers while retaining SMBus functionality if EN_smb = 1. Power-up time is 6–20 μs. In SMBus Mode, PWDN can be overridden by writing to the Control Register D[7] bit (SoftPWDN), enabling software-controlled sleep/wake cycles.
Can DS25CP104ATSQX/NOPB interface directly with CML or LVPECL drivers?
Yes - DS25CP104ATSQX/NOPB accepts input common-mode voltages from 0.05 V to VCC−0.05 V, covering standard CML (≈0.8–1.2 V) and LVPECL (≈1.6–2.0 V) levels when VCC = 3.3 V. Its wide input common-mode range and 100 Ω termination allow direct connection without level-shifting circuitry, provided differential input voltage stays within 0–1.0 V.
DS25CP104ATSQX/NOPB Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 40-WFQFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Type:
- Crosspoint Switch
- Circuit:
- 1 x 4:4
- Independent Circuits:
- 1
- Current - Output High, Low:
- -
- Voltage Supply Source:
- Single Supply
- Voltage - Supply:
- 3V ~ 3.6V
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 40-WQFN (6x6)
DS25CP104ATSQX/NOPB FAQ
1.How can I place an order for DS25CP104ATSQX/NOPB through Aetrix?
Please submit a Request for Quotation (RFQ) for DS25CP104ATSQX/NOPB on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for DS25CP104ATSQX/NOPB reliable?
The price and inventory of DS25CP104ATSQX/NOPB are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for DS25CP104ATSQX/NOPB is usually 5 days.
3.What payment methods are accepted for DS25CP104ATSQX/NOPB?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for DS25CP104ATSQX/NOPB transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for DS25CP104ATSQX/NOPB?
DS25CP104ATSQX/NOPB orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your DS25CP104ATSQX/NOPB order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for DS25CP104ATSQX/NOPB?
For technical support, including DS25CP104ATSQX/NOPB datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your DS25CP104ATSQX/NOPB requirements.
6.How does Aetrix verify that DS25CP104ATSQX/NOPB is sourced from the original manufacturer or authorized distributors?
All DS25CP104ATSQX/NOPB products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that DS25CP104ATSQX/NOPB meets industry standards.
7.What is the process for return or replacement of DS25CP104ATSQX/NOPB?
All DS25CP104ATSQX/NOPB units undergo pre-shipment inspection (PSI). If there is an issue with DS25CP104ATSQX/NOPB, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The DS25CP104ATSQX/NOPB part is unused and in its original packaging.
Return procedure for DS25CP104ATSQX/NOPB:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
DS25CP104ATSQX/NOPB Tags
-
SN74HC138DR
Texas Instruments
-
TC7SB3157CFU,LF(CT
Toshiba Semiconductor and Storage
-
74CBTLV3257PW,118
Nexperia USA Inc.
-
SN74CBTLV3257PWR
Texas Instruments
-
74CBTLV3257GUX
Nexperia USA Inc.
-
74HC154BQ,118
Nexperia USA Inc.
-
P3S0200GMX
NXP USA Inc.
-
SN74CB3Q3245PWR
Texas Instruments
-
SN74CB3Q3257RGYR
Texas Instruments
-
TCA9543APWR
Texas Instruments
-
TCA9546APWR
Texas Instruments
-
SN74HC138N
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
