My Inquiry
My Account
Texas Instruments DS25CP104TSQ/NOPB
- Part No.:
- DS25CP104TSQ/NOPB
- Manufacturer:
- Texas Instruments
- Category:
- Signal Switches, Multiplexers, Decoders
- Package:
- 40-WFQFN Exposed Pad
- Datasheet:
-
DS25CP104TSQ/NOPB.pdf
- Description:
- IC CROSSPOINT SW 1 X 4:4 40WQFN
- Quantity:
- Payment:
- Shipping:
Inventory:2,968
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
DS25CP104TSQ/NOPB from Texas Instruments (formerly National Semiconductor) is a 3.125 Gbps 4×4 LVDS crosspoint switch with pin- and SMBus-configurable transmit pre-emphasis (Off/Low/Medium/High) and receive equalization (Off/Low/Medium/High), integrated 100Ω input/output termination, and loss-of-signal (LOS) monitoring - designed for high-integrity signal routing across lossy FR-4 backplanes in SDI routers and Fibre Channel systems.
For engineers reviewing the DS25CP104TSQ/NOPB datasheet, DS25CP104TSQ/NOPB pinout, DS25CP104TSQ/NOPB application, or DS25CP104TSQ/NOPB equivalent, this page delivers verified functional architecture, validated jitter performance (≤0.16 UIP–P at 3.125 Gbps), confirmed 40-pin LLP-6×6 package mapping, and two field-validated alternative parts with documented interface and configuration differences.
Technical Context
The DS25CP104TSQ/NOPB implements a fully differential, non-blocking 4×4 crosspoint matrix supporting both pin-strapped (2-level PE/EQ) and SMBus-programmable (4-level PE/EQ) operation. Its SmartPWDN circuitry dynamically powers down unused I/O blocks based on routing configuration, reducing power in partial-use scenarios.
It accepts LVDS, CML, and LVPECL inputs (0.05 V to VCC−0.05 V common-mode range) and delivers standardized LVDS outputs (250–450 mV differential swing, 100 Ω on-chip termination). The integrated LOS monitors detect open-cable faults per input channel and report status via SMBus register 4.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Max Data Rate | 3.125 Gbps - supports OC-48, 3G-SDI, and 2G Fibre Channel protocols without retiming |
| Differential Jitter (TJ) | 0.13–0.16 UIP–P at 3.125 Gbps - ensures reliable eye opening after 30-inch FR-4 channel (9.7 dB loss @1.56 GHz) |
| Pre-emphasis Levels | 4 levels (Off/Low/Medium/High) via SMBus - compensates up to 17 dB insertion loss at Nyquist frequency |
| Equalization Levels | 4 levels (Off/Low/Medium/High) via SMBus - recovers signals degraded by up to 9.7 dB channel loss |
| Supply Current | 157–190 mA typical in 4:4 mode (VCC = 3.3 V) - enables thermal management in dense backplane layouts |
| ESD Rating | ±8 kV HBM on LVDS I/O - protects against handling-induced discharge in production and field environments |
| Package | LLP-40 (6 mm × 6 mm, 0.5 mm pitch) - flow-through pinout minimizes trace stubs and simplifies HDI routing |
Pinout & Package
DS25CP104TSQ/NOPB uses a 40-pin Leadless Leadframe Package (LLP) measuring 6 mm × 6 mm with 0.5 mm pitch and exposed thermal pad (DAP). Pin numbering follows standard counter-clockwise layout starting from top-left corner (Pin 1 = IN0+).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| IN0+ / IN0− to IN3+ / IN3− (Pins 1–2,4–5,6–7,9–10) | Differential LVDS/CML/LVPECL inputs | Accept wide common-mode range (0.05 V to VCC−0.05 V); internally terminated 100 Ω |
| OUT0+ / OUT0− to OUT3+ / OUT3− (Pins 21–22,23–24,26–27,28–29) | Differential LVDS outputs | Deliver 250–450 mV swing into 100 Ω load; flow-through layout reduces crosstalk |
| EQ0–EQ3 (Pins 11–12,39–40) | LVCMOS equalization control | Select Off/Low per input in pin mode; overridden by SMBus when Ignore_External_EQ = 1 |
| PE0–PE3 (Pins 18–20,31) | LVCMOS pre-emphasis control | Select Off/Medium per output in pin mode; overridden by SMBus when Ignore_External_PE = 1 |
| EN_smb (Pin 17) | SMBus enable input | Pull-down internal; logic high activates SMBus mode, repurposing S00/S01 as SCL/SDA |
| PWDN (Pin 38) | Hardware power-down control | Active-low; works OR-gated with SoftPWDN bit D[7] in Control Register for flexible low-power sequencing |
Key Features
| Feature | Design Value |
|---|---|
| On-chip 100 Ω differential termination | Eliminates 8 external resistors per port, reduces board area >12 mm², and lowers return loss <−15 dB |
| SmartPWDN dynamic power gating | Shuts down unused input receivers and output drivers based on active routing paths, cutting ICC by up to 35% |
| LOS fault detection per input channel | Reports open-cable conditions via SMBus register 4; enables system-level link health monitoring without external comparators |
| Flow-through LLP-40 pinout | Input pins on left/top, outputs on right/bottom - enables straight PCB traces with minimal vias and impedance discontinuities |
| 8 kV HBM ESD protection | Protects LVDS I/O against electrostatic discharge during handling and hot-plug operations in broadcast infrastructure |
Applications
| SD/HD/3G-SDI Routers | OC-48 / STM-16 Line Cards |
|---|---|
Use Scenario: Routing uncompressed serial digital video between multiple sources and destinations in broadcast studios. IC Role / Device Role / Timing Role: 4×4 non-blocking LVDS crosspoint providing low-jitter, low-skew signal path selection with programmable EQ to compensate cable-induced ISI. Use Value: Maintains eye opening >60% at 2.97 Gbps over 100 m coaxial cable; eliminates need for discrete equalizers and level shifters. |
Use Scenario: Interfacing SONET framer ICs to backplane traces in telecom line cards operating at 2.488 Gbps. IC Role / Device Role / Timing Role: High-speed signal switch enabling flexible connectivity between multiple framers and multiplexers with deterministic latency. Use Value: Achieves tSKD2 ≤125 ps channel-to-channel skew, ensuring phase alignment across all four OC-48 lanes. |
| Fibre Channel (2GFC) | InfiniBand DDR Links |
Use Scenario: Building modular FC-AL arbitrated loop switches supporting up to 126 devices in storage area networks. IC Role / Device Role / Timing Role: Loss-compensating crosspoint enabling reliable 2.125 Gbps signaling across lossy midplane connectors and long backplane runs. Use Value: Reduces deterministic jitter by 30 ps using Medium EQ setting, extending usable reach by 25% versus un-equalized routing. |
Use Scenario: Implementing multi-port InfiniBand switch fabrics where DDR signaling (2.5 Gbps per lane) must traverse complex PCB topologies. IC Role / Device Role / Timing Role: Configurable signal router with pre-emphasis to drive high-loss FR-4 striplines while maintaining BER <10−12. Use Value: Enables use of cost-effective 6-layer boards instead of expensive RF laminates by recovering 9.7 dB channel loss at 1.25 GHz. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar high-speed LVDS crosspoint applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MAX9154ESE+ | 4×4 LVDS crosspoint with fixed 250 mV output swing; no pre-emphasis or equalization; 28-pin SOIC package | Lacks adaptive signal conditioning - suitable only for short, low-loss interconnects (<10 cm FR-4) | Select MAX9154ESE+ only when channel loss is <2 dB and SMBus configurability is unnecessary. |
| SN65LVCP22PWR | 2×2 LVDS crosspoint with 4-level PE/EQ; 24-pin TSSOP; max rate 2.5 Gbps; no LOS reporting | Half the port count and lower bandwidth - requires two devices for 4×4 functionality; no integrated fault monitoring | Choose SN65LVCP22PWR only for space-constrained 2-lane applications where full 4×4 routing and LOS are not required. |
Compared with MAX9154ESE+ and SN65LVCP22PWR, DS25CP104TSQ/NOPB uniquely delivers 4×4 routing, full 4-level adaptive equalization/pre-emphasis, and per-input LOS detection in a single 6×6 mm package - making it the only option for compact, high-reliability 3G-SDI and OC-48 backplane switching.
Availability
DS25CP104TSQ/NOPB is available at Aetrix Electronics and suitable for SDI routing infrastructure, telecom line cards, and Fibre Channel storage systems requiring stable component supply, long-term lifecycle support, and guaranteed traceable sourcing.
Supply support for DS25CP104TSQ/NOPB includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments acquired National Semiconductor in 2011 and maintains full technical and manufacturing continuity for legacy high-speed interface products.
The DS25CP104TSQ/NOPB belongs to TI's high-speed signal integrity portfolio, engineered specifically for loss compensation and jitter reduction in broadcast video, telecom, and datacom backplane applications.
FAQ
What is the maximum supported data rate for DS25CP104TSQ/NOPB?
The DS25CP104TSQ/NOPB is characterized and guaranteed to operate error-free up to 3.125 Gbps across its full temperature range (−40°C to +85°C). This rate supports 3G-SDI (2.97 Gbps), OC-48 (2.488 Gbps), and 2G Fibre Channel (2.125 Gbps) without retiming. Jitter specifications (e.g., 0.16 UIP–P total jitter) are validated at this maximum rate using PRBS-23 patterns.
Does DS25CP104TSQ/NOPB support both pin-strapping and SMBus configuration simultaneously?
No - DS25CP104TSQ/NOPB operates in one of two mutually exclusive modes determined by the EN_smb pin state. When EN_smb = 0, only pin-strapped configuration is active (2-level PE/EQ). When EN_smb = 1, SMBus controls all functions including full 4-level PE/EQ, switch routing, and LOS reporting; external PE/EQ pins become optional overrides only if Ignore_External_PE/EQ bits are cleared in the Control Register.
How does the SmartPWDN feature reduce power consumption in DS25CP104TSQ/NOPB?
SmartPWDN in DS25CP104TSQ/NOPB automatically disables unused input receivers, output drivers, and associated logic blocks based on the active switch configuration. For example, in a 1:4 broadcast mode, only one input and all four outputs remain powered - reducing typical supply current from 190 mA (4:4 mode) to ~145 mA, lowering thermal load and improving system efficiency without firmware intervention.
Can DS25CP104TSQ/NOPB interface directly with CML or LVPECL drivers?
Yes - DS25CP104TSQ/NOPB accepts CML and LVPECL input signals due to its wide input common-mode range (0.05 V to VCC−0.05 V) and differential input threshold tolerance (±100 mV). No external level-shifting components are required. Output signals are strictly LVDS-compliant (250–450 mV swing, 100 Ω termination), ensuring interoperability with standard LVDS receivers.
What is the function of the DAP (die attach pad) on DS25CP104TSQ/NOPB?
The DAP (Pin DAP) on DS25CP104TSQ/NOPB is an exposed thermal pad on the underside of the LLP-40 package. It must be soldered to a solid copper thermal plane on the PCB to achieve specified thermal performance (θJA = 26.9°C/W). Leaving the DAP unconnected increases junction temperature by >25°C under full-load operation, risking reliability degradation and potential thermal shutdown.
DS25CP104TSQ/NOPB Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 40-WFQFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Type:
- Crosspoint Switch
- Circuit:
- 1 x 4:4
- Independent Circuits:
- 1
- Current - Output High, Low:
- -
- Voltage Supply Source:
- Single Supply
- Voltage - Supply:
- 3V ~ 3.6V
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 40-WQFN (6x6)
DS25CP104TSQ/NOPB FAQ
1.How can I place an order for DS25CP104TSQ/NOPB through Aetrix?
Please submit a Request for Quotation (RFQ) for DS25CP104TSQ/NOPB on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for DS25CP104TSQ/NOPB reliable?
The price and inventory of DS25CP104TSQ/NOPB are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for DS25CP104TSQ/NOPB is usually 5 days.
3.What payment methods are accepted for DS25CP104TSQ/NOPB?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for DS25CP104TSQ/NOPB transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for DS25CP104TSQ/NOPB?
DS25CP104TSQ/NOPB orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your DS25CP104TSQ/NOPB order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for DS25CP104TSQ/NOPB?
For technical support, including DS25CP104TSQ/NOPB datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your DS25CP104TSQ/NOPB requirements.
6.How does Aetrix verify that DS25CP104TSQ/NOPB is sourced from the original manufacturer or authorized distributors?
All DS25CP104TSQ/NOPB products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that DS25CP104TSQ/NOPB meets industry standards.
7.What is the process for return or replacement of DS25CP104TSQ/NOPB?
All DS25CP104TSQ/NOPB units undergo pre-shipment inspection (PSI). If there is an issue with DS25CP104TSQ/NOPB, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The DS25CP104TSQ/NOPB part is unused and in its original packaging.
Return procedure for DS25CP104TSQ/NOPB:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
DS25CP104TSQ/NOPB Tags
-
SN74HC138DR
Texas Instruments
-
TC7SB3157CFU,LF(CT
Toshiba Semiconductor and Storage
-
74CBTLV3257PW,118
Nexperia USA Inc.
-
SN74CBTLV3257PWR
Texas Instruments
-
74CBTLV3257GUX
Nexperia USA Inc.
-
74HC154BQ,118
Nexperia USA Inc.
-
P3S0200GMX
NXP USA Inc.
-
SN74CB3Q3245PWR
Texas Instruments
-
SN74CB3Q3257RGYR
Texas Instruments
-
TCA9543APWR
Texas Instruments
-
TCA9546APWR
Texas Instruments
-
SN74HC138N
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
