Analog Devices Inc./Maxim Integrated DS28E04S-100+
- Part No.:
- DS28E04S-100+
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Category:
- Memory
- Package:
- 16-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
DS28E04S-100+.pdf
- Description:
- IC EEPROM 4KBIT 1-WIRE 16SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:1,007
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
DS28E04S-100+ from Maxim Integrated (now Analog Devices) is a 4096-bit, 1-Wire® EEPROM with two general-purpose open-drain PIO pins (P0/P1), seven address inputs (A0–A6), and parasitic or VCC-powered operation. It provides device-level physical location encoding via direct mapping of address bits into the 64-bit Device ID, supports EPROM-emulation mode (write-to-0), and enables conditional search based on PIO state or activity - used in modular telecom systems for autoconfiguration and PCB identification.
For engineers reviewing the DS28E04S-100+ datasheet, DS28E04S-100+ pinout, DS28E04S-100+ application, or DS28E04S-100+ equivalent, key selection criteria include 1-Wire bus compatibility at 15.3/111 kbps, individual page write protection, pulse-generation capability on PIO pins, wide 2.8V–5.25V supply range, and -40°C to +85°C industrial temperature operation.
Technical Context
The DS28E04S-100+ implements a fully compliant Maxim 1-Wire protocol stack with ROM function command hierarchy (e.g., Conditional Search ROM, Match ROM) and memory/control function layer (e.g., Copy Scratchpad, PIO Access Write). Its 16-page EEPROM (32 bytes/page) uses a volatile 32-byte scratchpad buffer and supports write protection and EPROM-emulation modes per page via dedicated control registers at 0200h–020Fh.
PIO functionality is managed through volatile registers at 0220h–0225h: logic state (0220h), output latch (0221h), activity latch (0222h), and conditional search configuration (0223h–0225h). Pulse generation requires VCC power; activity latches capture edge transitions >1 µs; and conditional search evaluates AND/OR logic across selected PIO channels using polarity and source (pin vs. latch) configuration.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory size | 4096-bit EEPROM (16 × 32-byte pages) + 32-byte scratchpad for safe write buffering |
| 1-Wire speed | 15.3 kbps (standard) or 111 kbps (overdrive); supports conditional search and resume commands |
| Supply mode | Parasitic power from 1-Wire bus or external VCC; VCC required for PIO pulse generation |
| Operating voltage | 2.8V to 5.25V - ensures interoperability with 3.3V and 5V host systems across industrial temperature range |
| Temperature range | -40°C to +85°C - qualified for central-office switches, base stations, and optical network units |
| Write endurance | 50k cycles at +85°C (worst-case); 200k cycles at +25°C - supports field-programmable configuration updates |
| Data retention | 40 years at +85°C - guarantees long-term storage of board IDs and calibration data without refresh |
Pinout & Package
DS28E04S-100+ is housed in a 16-pin, 150-mil SOIC package with exposed pad not electrically connected. Pin functions are validated per Maxim's official DS28E04-100 datasheet Rev 12/11.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| A0–A6 | Address input (7-bit) | Directly mapped into Device ID's external address byte; weak pullup enables unconnected = logic 1; defines physical location in multi-device 1-Wire networks |
| GND (Pins 5, 12) | Ground reference | Dual GND pins reduce ground bounce and improve noise immunity in high-density PCB layouts |
| N.C. (Pins 6, 11) | No connection | Internally unused; must remain unconnected - no routing or stitching vias permitted |
| VCC (Pin 7) | Optional power supply | Enables PIO pulse generation and maintains PIO state during 1-Wire bus interruption; not required for basic EEPROM read/write |
| POL (Pin 8) | Power-up polarity control | Weak pulldown sets default P0/P1 output latch state at power-on; tie to VCC for active-low default |
| P0 / P1 (Pins 9, 10) | General-purpose I/O | Open-drain outputs (≤100Ω RON); support level output, pulse generation (250–1000 ms), and activity-latched edge detection |
| A4–A6 (Pins 13–15) | MSB address inputs | Complete 7-bit address space (A0–A6); combined with factory-lasered 40-bit serial number ensures globally unique 64-bit Device ID |
| IO (Pin 16) | 1-Wire bus interface | Open-drain bidirectional data line requiring external pullup (0.3–2.2 kΩ); handles reset, presence detect, and time-slot communication |
Key Features
| Feature | Design Value |
|---|---|
| 7-bit address encoding | Maps A0–A6 directly into Device ID for deterministic physical location identification in distributed 1-Wire systems |
| Conditional search engine | Hardware-accelerated search based on real-time PIO pin state or activity latch status - eliminates host polling overhead |
| Page-level write protection | Per-page 55h/AAh lock bits enable selective firmware/data locking without affecting other memory regions |
| EEPROM emulation mode | "Write-to-0" behavior per page allows one-time programmable (OTP) usage for security keys or calibration constants |
| PIO pulse generation | Configurable 250–1000 ms output pulses on P0/P1 - usable for LED blink control, relay timing, or hardware handshake signals |
Applications
| Modular Telecom Chassis Identification | Accessory Authentication & Binding |
|---|---|
Use Scenario: Central-office switch chassis with hot-swappable line cards uses DS28E04S-100+ on each card to store unique hardware ID, revision, and feature license flags. IC Role / Device Role / Timing Role: 1-Wire EEPROM acts as nonvolatile identity anchor; PIO pins signal card presence or fault status to backplane controller. Use Value: Enables automatic inventory, feature activation, and secure firmware update validation without additional I²C/SPI interfaces. | Use Scenario: USB-C docking station reads DS28E04S-100+ on connected monitor cable to verify OEM authenticity and negotiate display resolution limits. IC Role / Device Role / Timing Role: Acts as tamper-resistant accessory ID; conditional search triggers only when authenticated cable is inserted and powered. Use Value: Prevents counterfeit accessories while maintaining plug-and-play simplicity - no driver installation or host-side crypto required. |
| Optical Network Unit (ONU) Calibration Storage | Industrial PCB Traceability Tag |
Use Scenario: GPON ONU stores laser bias current trim values, temperature compensation coefficients, and serial number in DS28E04S-100+ EEPROM during final test. IC Role / Device Role / Timing Role: Nonvolatile memory node on 1-Wire bus; write-protected pages prevent accidental overwrites during field firmware updates. Use Value: Ensures consistent optical performance across product lifetime; 40-year data retention eliminates recalibration service visits. | Use Scenario: Factory-installed DS28E04S-100+ on motor drive PCB logs production date, test results, and firmware version; scanned via handheld 1-Wire reader during QA. IC Role / Device Role / Timing Role: Serialized traceability tag; PIO pins driven by test fixture to indicate pass/fail status before sealing enclosure. Use Value: Reduces manual data entry errors; enables full lifecycle tracking from SMT to end-of-life recycling using single-wire infrastructure. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 1-Wire EEPROM with PIO applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| DS28E05S-100+ | 8192-bit EEPROM (32 pages), same 16-pin SO package, identical PIO architecture and conditional search logic | Higher memory density suits complex calibration tables or multi-language UI strings in embedded devices | Select DS28E05S-100+ when >4KB nonvolatile storage is required without changing PCB layout or firmware driver stack |
| DS2430A+ | 256-bit EEPROM (1 page), no PIO pins, no conditional search, 6-pin TSOC package | Limited to simple ID tagging; lacks activity monitoring or pulse output capability | Choose DS2430A+ only for cost-sensitive, space-constrained applications where basic read-only identification suffices |
Compared with DS28E04S-100+, DS28E05S-100+ offers double memory capacity in pin-compatible form for future-proofing, while DS2430A+ sacrifices all advanced features for minimal footprint and BOM cost - making DS28E04S-100+ the optimal balance of intelligence, I/O flexibility, and industrial reliability.
Availability
DS28E04S-100+ is available at Aetrix Electronics and suitable for telecom infrastructure, optical networking equipment, and industrial PCB identification requiring stable component supply, long-term lifecycle assurance, and RoHS-compliant packaging.
Supply support for DS28E04S-100+ includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices (via acquisition of Maxim Integrated) designs precision analog, mixed-signal, and digital ICs for industrial, automotive, and communications markets - emphasizing reliability, low-power operation, and system-level integration.
The DS28E04S-100+ belongs to Maxim's 1-Wire secure memory family, engineered specifically for distributed identification, configuration, and state monitoring in multi-drop wired networks where wiring simplicity and device-level uniqueness are critical.
FAQ
What is the maximum 1-Wire bus speed supported by the DS28E04S-100+?
The DS28E04S-100+ supports two 1-Wire communication speeds: standard mode at 15.3 kbps and overdrive mode at 111 kbps. Overdrive mode is entered after issuing an Overdrive-Skip ROM or Overdrive-Match ROM command and requires compatible bus master hardware like the DS2482-100 or DS2490. The DS28E04S-100+ maintains full protocol compliance including presence detection, reset timing, and CRC16 validation at both speeds.
Can the DS28E04S-100+ operate without an external VCC supply?
Yes, the DS28E04S-100+ operates in parasitic power mode using energy harvested from the 1-Wire bus via the IO pin - sufficient for EEPROM reads, writes, and PIO input sensing. However, VCC is mandatory for PIO pulse generation and maintaining PIO output states during bus idle periods. When VCC is absent, pulse commands will fail and output latches reset on power loss.
How does the DS28E04S-100+ ensure unique identification in a multi-device 1-Wire network?
The DS28E04S-100+ guarantees uniqueness via its 64-bit Device ID: 8-bit family code (1Ch), 8-bit external address (with user-configurable A0–A6), 40-bit factory-lasered serial number, and 8-bit CRC. Even if multiple units share identical A0–A6 wiring, the 40-bit serialized field prevents address collisions - enabling reliable individual addressing in networks with dozens of devices on a single bus.
What happens when a write-protected page is targeted during a Copy Scratchpad command on the DS28E04S-100+?
When a Copy Scratchpad command targets a write-protected page on the DS28E04S-100+, the operation proceeds successfully but has no effect on the protected EEPROM contents. The device copies the scratchpad data into the target page only if protection is disabled (control byte ≠ 55h or AAh). If protection is active, the existing EEPROM data remains unchanged - allowing safe refresh attempts without risk of corruption.
Does the DS28E04S-100+ support hardware-based conditional search based on PIO activity?
Yes, the DS28E04S-100+ includes dedicated hardware logic for conditional search based on PIO activity latches. By configuring registers at 0223h–0225h (selection mask, polarity, and control bits), the device autonomously responds to Search ROM commands only when specified PIO edges occur - eliminating host software polling and reducing bus traffic in large-scale monitoring systems.
DS28E04S-100+ Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Series:
- -
- Package/Case:
- 16-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tube
- Product Status:
- Active
- Programmable:
- Not Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- EEPROM
- Technology:
- EEPROM
- Memory Size:
- 4Kbit
- Memory Organization:
- 256 x 16
- Memory Interface:
- 1-Wire®
- Clock Frequency:
- -
- Write Cycle Time - Word, Page:
- -
- Access Time:
- 2 µs
- Voltage - Supply:
- -
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-SOIC
DS28E04S-100+ FAQ
1.How can I place an order for DS28E04S-100+ through Aetrix?
Please submit a Request for Quotation (RFQ) for DS28E04S-100+ on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for DS28E04S-100+ reliable?
The price and inventory of DS28E04S-100+ are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for DS28E04S-100+ is usually 5 days.
3.What payment methods are accepted for DS28E04S-100+?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for DS28E04S-100+ transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for DS28E04S-100+?
DS28E04S-100+ orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your DS28E04S-100+ order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for DS28E04S-100+?
For technical support, including DS28E04S-100+ datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your DS28E04S-100+ requirements.
6.How does Aetrix verify that DS28E04S-100+ is sourced from the original manufacturer or authorized distributors?
All DS28E04S-100+ products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that DS28E04S-100+ meets industry standards.
7.What is the process for return or replacement of DS28E04S-100+?
All DS28E04S-100+ units undergo pre-shipment inspection (PSI). If there is an issue with DS28E04S-100+, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The DS28E04S-100+ part is unused and in its original packaging.
Return procedure for DS28E04S-100+:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
DS28E04S-100+ Tags

-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology

-
AT21CS01-STUM10-T
Microchip Technology

-
AT24C02C-SSHM-T
Microchip Technology

-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics

-
AT24CS02-SSHM-T
Microchip Technology

-
93LC46BT-I/OT
Microchip Technology

-
AT24C04C-SSHM-T
Microchip Technology

-
24LC01BT-I/SN
Microchip Technology

-
24AA02UIDT-I/OT
Microchip Technology

-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

