Analog Devices Inc./Maxim Integrated DS28E05GB+T
- Part No.:
- DS28E05GB+T
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Category:
- Memory
- Package:
- 2-XDFN
- Datasheet:
-
DS28E05GB+T.pdf
- Description:
- IC EEPROM 896BIT 1-WIRE 2SFN
- Quantity:
- Payment:

- Shipping:

Inventory:2,410
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
DS28E05GB+T from Maxim Integrated is a 1-Wire® serial EEPROM IC with 112 bytes of user-programmable memory (7 × 16-byte pages), factory-programmed unique 64-bit ROM ID, and open-drain 1-Wire interface operating at up to 76.9 kbps overdrive speed. It supports write protection and EPROM emulation modes per page, operates from 1.71V to 3.63V, and delivers ±8 kV HBM ESD protection on the IO pin - used for PCB identification, medical sensor calibration storage, and consumables authentication.
For engineers reviewing the DS28E05GB+T datasheet, DS28E05GB+T pinout, DS28E05GB+T application, or DS28E05GB+T equivalent, key selection criteria include 1-Wire bus compatibility, page-level write protection configuration, parasitic power capability, 4-ball UCSP/2-pad SFN/3-pin SOT23/6-pin TSOC package options, and guaranteed 10-year data retention at +85°C.
Technical Context
The DS28E05GB+T implements a single-contact 1-Wire slave interface with strict timing compliance: reset low time ≥48 µs, presence detect sample window 8–10 µs, and overdrive-only operation requiring VPUP = 1.71–3.63 V and RPUP ≤1.5 kΩ (3.3 V) or ≤750 Ω (1.8 V). Its internal architecture includes 64-bit ROM ID (family code 0Dh), 64-bit administrative data (page protection nibbles PPA–PPD), and 112-byte user EEPROM organized as seven 128-bit pages.
Memory access follows hierarchical 1-Wire protocol: ROM function command (e.g., Match ROM, Skip ROM) must precede memory function commands (Read Memory F0h, Write Memory 55h); writes occur in 2-byte segments with read-after-write verification and self-timed tPROG = 16 ms per segment. Protection settings are irreversible once programmed - e.g., writing non-zero to nibble 0073h upper locks PPA–PPD locations.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| User EEPROM size | 112 bytes (7 pages × 16 bytes); sufficient for calibration coefficients, device IDs, or usage counters in compact embedded systems. |
| Write endurance | 1,000 cycles at +85°C; suitable for infrequent updates like factory calibration or firmware version tagging. |
| Data retention | 10 years at +85°C; ensures long-term validity of stored calibration or identity data without refresh. |
| 1-Wire speed | 76.9 kbps overdrive only; requires precise timing control and compatible host controller (e.g., MAX31826, DS2482). |
| Supply range | 1.71 V to 3.63 V; supports direct connection to 1.8 V or 3.3 V microcontroller I/O rails without level shifting. |
| ESD protection | ±8 kV HBM on IO pin; enables robust operation in handheld medical or industrial accessories subject to handling discharge. |
| Operating temp | −40°C to +85°C; qualified for automotive cabin, industrial sensor nodes, and portable diagnostic equipment. |
Pinout & Package
DS28E05GB+T is available in multiple packages: 4-ball UCSP (1.2 mm × 1.2 mm), 2-pad SFN (3.5 mm × 5 mm, electro-mechanical contact only), 3-pin SOT23, and 6-pin TSOC. The UCSP and SOT23 variants are most common for space-constrained PCBs. All share identical pin functionality: IO (open-drain 1-Wire bus), GND, and N.C. pins.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| IO | 1-Wire bidirectional open-drain interface | Requires external pullup resistor (300–1500 Ω); handles both data transmission and parasitic power harvesting; voltage threshold VTL = 0.65×VPUP, VTH = 0.75×VPUP. |
| GND | Ground reference | Return path for IO current and internal circuitry; must be low-impedance to maintain signal integrity during presence detection and overdrive timing. |
| N.C. | No-connect terminal | Physically present in TSOC/SFN packages but internally unconnected; must remain floating or grounded per layout guidelines - not used for signal routing. |
Key Features
| Feature | Design Value |
|---|---|
| Factory-programmed 64-bit ROM ID | Guarantees globally unique node addressing in multidrop 1-Wire networks - eliminates manual address assignment and prevents bus conflicts. |
| Page-level write protection & EPROM emulation | Enables permanent lock of calibration data (write protect) or bit-wise AND programming (EPROM mode) for nonvolatile counters without erase cycles. |
| Parasitic power operation | Derives VDD from IO line during active communication; eliminates need for local VCC supply - ideal for passive accessories or sealed sensors. |
| Overdrive-speed timing compliance | Meets strict tRSTL ≥48 µs, tREC = 5 µs, and tSLOT = 13 µs requirements - ensures interoperability with Maxim's overdrive-capable 1-Wire masters. |
| Administrative data page (Page 7) | Stores protection nibbles (PPA–PPD), manufacturer ID (0074h–0075h), and factory word (0076h–0077h); enables secure customization and lifecycle management. |
Applications
| Accessory Authentication | Medical Sensor Calibration |
|---|---|
|
Use Scenario: Third-party printer cartridges, camera lenses, or docking stations require tamper-proof identification to verify OEM compatibility. IC Role / Device Role / Timing Role: DS28E05GB+T acts as a secure identity token on the accessory PCB, responding to Match ROM commands and providing immutable ROM ID and calibrated parameters. Use Value: Prevents unauthorized reuse via irreversible page protection; 64-bit uniqueness eliminates cloning risk in high-volume consumer markets. |
Use Scenario: Disposable blood glucose sensors store factory-calibrated slope/intercept coefficients and lot-specific correction factors. IC Role / Device Role / Timing Role: DS28E05GB+T serves as nonvolatile calibration memory, accessed during sensor initialization using Read Memory (F0h) after Skip ROM. Use Value: Enables accurate measurement without host-side calibration tables; 10-year data retention ensures reliability across shelf life and field use. |
| Analog Sensor Trim Storage | Aftermarket Consumables Tracking |
|
Use Scenario: Industrial pressure transducers store temperature-compensated zero/span trim values post-manufacturing test. IC Role / Device Role / Timing Role: DS28E05GB+T holds trim data in Page 0–6; write-protected via PPA nibble to prevent field corruption during sensor reconfiguration. Use Value: Eliminates costly laser trimming; allows software-based calibration updates during production test while locking final values before shipment. |
Use Scenario: Inkjet printer cartridges track remaining page count and enforce end-of-life via nonresettable counter logic. IC Role / Device Role / Timing Role: DS28E05GB+T implements EPROM emulation mode (Ah code in PPA–PPD) to support bit-clearing counters using Write Memory (55h) with AND logic. Use Value: Provides hardware-enforced consumable lifecycle control without external microcontroller - reduces BOM cost and firmware complexity. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 1-Wire EEPROM applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| DS28EC20+ | 2048-byte EEPROM, same 1-Wire overdrive interface, identical 64-bit ROM ID structure, but larger memory and higher write endurance (10k cycles). | Used where extended calibration history, multi-sensor fusion data, or firmware patch storage is required beyond 112 bytes. | Select DS28EC20+ when >112 bytes of persistent, authenticated memory is needed - no change to 1-Wire host driver or timing. |
| DS2431+ | 1024-bit (128-byte) EEPROM, standard-speed 1-Wire only (15.4 kbps), no overdrive support, same UCSP/SOT23 packages. | Suitable for low-cost, low-bandwidth accessories where host lacks overdrive capability or timing precision. | Choose DS2431+ only if host system cannot meet DS28E05GB+T's strict overdrive timing - requires full protocol redesign due to speed mismatch. |
Compared with DS28E05GB+T, DS28EC20+ offers scalable memory for complex calibration workflows without altering 1-Wire integration, while DS2431+ trades speed and protection granularity for broader host compatibility at lower cost - neither is pin-compatible, but all share identical 1-Wire electrical interface and ROM ID architecture.
Availability
DS28E05GB+T is available at Aetrix Electronics and suitable for accessory authentication, medical sensor calibration storage, and analog sensor trim applications requiring stable component supply, long-term data integrity, and secure device identification.
Supply support for DS28E05GB+T includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Maxim Integrated (now part of Analog Devices) designs precision analog, mixed-signal, and digital ICs for industrial, medical, and communications applications - known for high-reliability interface and security solutions.
The DS28E05GB+T belongs to Maxim's 1-Wire secure memory product line, engineered specifically for tamper-resistant identification and calibration data storage in resource-constrained, battery-free, or sealed-system environments.
FAQ
What is the primary function of the DS28E05GB+T?
The DS28E05GB+T is a 1-Wire serial EEPROM IC that provides 112 bytes of user-programmable nonvolatile memory with factory-programmed 64-bit ROM ID. Its core function is secure, low-pin-count device identification and calibration data storage - used in accessories, sensors, and consumables where space, cost, and authenticity are critical. DS28E05GB+T supports write protection and EPROM emulation modes to ensure data integrity across its 10-year retention lifetime.
Does the DS28E05GB+T support parasitic power operation?
Yes, the DS28E05GB+T fully supports parasitic power operation - it draws operating current directly from the IO line during active communication, eliminating the need for a separate VCC connection. This is enabled by its open-drain IO pin and internal charge pump; design requires an external pullup resistor (300–1500 Ω) and careful attention to bus capacitance and timing. DS28E05GB+T remains functional across its full 1.71–3.63 V supply range in parasitic mode.
How many write cycles does the DS28E05GB+T guarantee?
The DS28E05GB+T guarantees 1,000 write/erase cycles at +85°C, as tested per JESD47G standards. This endurance rating applies to each 2-byte segment written via the Write Memory (55h) command. Real-world usage typically exceeds this under normal conditions (e.g., room temperature), but DS28E05GB+T is intended for infrequent updates - such as factory calibration or one-time provisioning - not high-frequency logging.
Can the DS28E05GB+T be used in a multidrop 1-Wire network?
Yes, the DS28E05GB+T is explicitly designed for multidrop 1-Wire networks. Its factory-programmed 64-bit ROM ID serves as a unique node address, enabling individual addressing via Match ROM (55h) or Search ROM (F0h) commands. However, DS28E05GB+T operates overdrive-speed only (76.9 kbps) and must be isolated from standard-speed or dual-speed devices on the same bus to avoid timing conflicts.
What package options are available for the DS28E05GB+T?
The DS28E05GB+T is offered in four package types: 4-ball UCSP (1.2 mm × 1.2 mm), 2-pad SFN (3.5 mm × 5 mm, qualified for electro-mechanical contact only), 3-pin SOT23, and 6-pin TSOC. The UCSP and SOT23 variants are most widely used in space-constrained PCBs; the SFN variant is restricted to contact-based interfaces (e.g., docking connectors) and is not solderable. DS28E05GB+T pinout remains consistent across all packages: IO, GND, and N.C.
DS28E05GB+T Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Series:
- -
- Package/Case:
- 2-XDFN
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- EEPROM
- Technology:
- EEPROM
- Memory Size:
- 896bit
- Memory Organization:
- 112 x 8
- Memory Interface:
- 1-Wire®
- Clock Frequency:
- -
- Write Cycle Time - Word, Page:
- -
- Access Time:
- 2 µs
- Voltage - Supply:
- 3V ~ 3.6V
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 2-SFN (3.5x5)
DS28E05GB+T FAQ
1.How can I place an order for DS28E05GB+T through Aetrix?
Please submit a Request for Quotation (RFQ) for DS28E05GB+T on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for DS28E05GB+T reliable?
The price and inventory of DS28E05GB+T are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for DS28E05GB+T is usually 5 days.
3.What payment methods are accepted for DS28E05GB+T?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for DS28E05GB+T transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for DS28E05GB+T?
DS28E05GB+T orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your DS28E05GB+T order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for DS28E05GB+T?
For technical support, including DS28E05GB+T datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your DS28E05GB+T requirements.
6.How does Aetrix verify that DS28E05GB+T is sourced from the original manufacturer or authorized distributors?
All DS28E05GB+T products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that DS28E05GB+T meets industry standards.
7.What is the process for return or replacement of DS28E05GB+T?
All DS28E05GB+T units undergo pre-shipment inspection (PSI). If there is an issue with DS28E05GB+T, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The DS28E05GB+T part is unused and in its original packaging.
Return procedure for DS28E05GB+T:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
DS28E05GB+T Tags

-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology

-
AT21CS01-STUM10-T
Microchip Technology

-
AT24C02C-SSHM-T
Microchip Technology

-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics

-
AT24CS02-SSHM-T
Microchip Technology

-
93LC46BT-I/OT
Microchip Technology

-
AT24C04C-SSHM-T
Microchip Technology

-
24LC01BT-I/SN
Microchip Technology

-
24AA02UIDT-I/OT
Microchip Technology

-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

