Analog Devices Inc./Maxim Integrated DS3173
- Part No.:
- DS3173
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Category:
- Telecom
- Package:
- 400-BBGA
- Datasheet:
-
DS3173.pdf
- Description:
- DS3173 TRIPLE DS3/E3 TRANSCEIVER
- Quantity:
- Payment:

- Shipping:

Inventory:2,761
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
DS3173 from Maxim Integrated is a triple-port DS3/E3 single-chip transceiver integrating three independent LIUs and framers for simultaneous DS3 (44.736 Mbps) and E3 (34.368 Mbps) line interface operation, supporting M23/C-bit DS3 and G.751/G.832 E3 framing standards, with on-chip BERT, jitter attenuator, and HDLC controllers - deployed in multiservice access platforms and SONET/SDH add-drop multiplexers.
For engineers reviewing the DS3173 datasheet, DS3173 pinout, DS3173 application, or DS3173 equivalent, this page delivers verified technical context, exact pin-level design meaning, real-world deployment constraints, and validated alternative options for DS3/E3 physical layer migration and density scaling.
Technical Context
The DS3173 implements three fully independent DS3/E3 channels, each with dedicated receive clock/data recovery, transmit waveshaping, and configurable jitter attenuation placement (Rx or Tx path). Each channel supports B3ZS/HDB3 encoding/decoding and direct 75Ω coaxial drive up to 380 m (DS3) or 440 m (E3).
It integrates a clock rate adapter generating 44.736 MHz (DS3) and 34.368 MHz (E3) from a single reference (DS3/E3/STS-1), plus 8-/16-bit microprocessor interface with RDY handshake, JTAG test port, and per-port HDLC controllers with 256-byte FIFOs for overhead byte insertion/extraction.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Port Count | Triples DS3/E3 line interface capability - enables three concurrent T3/E3 links on one die without external multiplexing. |
| Data Rates | 44.736 Mbps (DS3) and 34.368 Mbps (E3) - supports full-rate synchronous transmission compliant with ANSI T1.102 and ITU-T G.751/G.832. |
| Framing Standards | M23 DS3, C-bit DS3, G.751 E3, G.832 E3 - selectable per port, enabling mixed-format backplane interconnects. |
| Power Dissipation | ~1.73W at 3.3V - enables thermal management in high-density telecom line cards without forced air. |
| Operating Temperature | 0°C to +70°C - qualified for commercial-grade carrier equipment environments including central office edge nodes. |
| Package | 400-pin TE-PBGA (27mm × 27mm, 1.27mm pitch) - provides signal integrity for high-speed serial I/O and thermal dissipation via exposed thermal pad. |
| Jitter Attenuation | Configurable in Rx or Tx path - reduces accumulated jitter before retiming or after formatting, improving system BER margin. |
Pinout & Package
DS3173 uses a 400-ball thermally enhanced plastic ball grid array (TE-PBGA) with 1.27 mm pitch, 27 mm × 27 mm footprint, and integrated thermal pad for conduction cooling in telecom line cards.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| RXPn / RXNn | Differential DS3/E3 receive input | Accepts B3ZS/HDB3-coded AMI signals from 75Ω coax; supports LOS detection and optional decoding. |
| TXPn / TXNn | Differential DS3/E3 transmit output | Drives standard pulse-shaped waveform onto 75Ω cable; includes programmable pre-emphasis and slew control. |
| D[15:0] / A[10:1] | 8-/16-bit parallel microprocessor bus | Supports Intel/Motorola timing modes; RDY signal enables wait-state insertion for slower hosts. |
| RLCLKn / TLCLKn | Receive/transmit line clock | Provides recovered or generated frame-aligned clocks for backplane synchronization or external timing extraction. |
| GPIO[8:1] | General-purpose I/O | Configurable as inputs/outputs for status signaling, reset coordination, or board-level control logic. |
| JTMS / JTDI / JTDO / JTCLK | JTAG boundary-scan interface | Enables IEEE 1149.1-compliant testing, programming, and debug during manufacturing and field service. |
Key Features
| Feature | Design Value |
|---|---|
| Per-port independent configuration | Each of three DS3/E3 ports can be set to DS3 or E3 mode, framing type, and line interface behavior - no shared resource contention. |
| On-chip BERT with PRBS generation/detection | Enables in-system bit error rate validation without external test gear; supports 215–1, 220–1, and 223–1 patterns per port. |
| Flexible overhead insertion/extraction | HDLC controllers handle DS3 PMDL, G.751 Sn bit, and G.832 NR/GC bytes with 256-byte FIFO buffering - avoids host CPU overhead. |
| Integrated clock rate adapter | Derives all internal DS3/E3 clocks from one external reference (DS3/E3/STS-1), eliminating need for multiple crystal oscillators. |
| Multiple loopback modes | Line, diagnostic, framer, payload, and analog loopbacks - isolate faults to LIU, framer, or backplane interface layers. |
Applications
| Access Concentrators | SONET/SDH ADM and Muxes |
|---|---|
Use Scenario: Aggregating multiple T1/E1 lines into DS3/E3 trunks for upstream transport over copper infrastructure. IC Role / Device Role / Timing Role: DS3173 acts as the physical layer transceiver and framer, performing clock recovery, line coding, and M23/G.751 framing before backplane forwarding. Use Value: Triple-port integration reduces component count by 2× vs. discrete solutions while maintaining per-link configurability and performance monitoring. |
Use Scenario: Providing DS3/E3 tributary interfaces in optical add-drop multiplexers requiring electrical termination before O/E conversion. IC Role / Device Role / Timing Role: DS3173 serves as the DS3/E3 line interface unit and framer, synchronizing to the SONET STS-1 clock and inserting/extracing overhead bytes. Use Value: On-chip clock rate adapter allows use of a single STS-1 reference for all three ports, simplifying clock tree design and reducing jitter accumulation. |
| Multiservice Access Platform (MSAP) | Digital Cross Connect Systems (DCS) |
Use Scenario: Supporting mixed DS3/E3 connectivity in carrier-class MSAPs that deliver voice, data, and video services over legacy copper plant. IC Role / Device Role / Timing Role: DS3173 functions as the triple-channel DS3/E3 transceiver, handling independent framing, BERT testing, and AIS generation per port. Use Value: Pin compatibility with DS3172/DS3174 allows scalable port density upgrades without PCB redesign - critical for field-deployed MSAPs. |
Use Scenario: Enabling flexible DS3/E3 circuit switching in digital cross-connect systems where signal integrity and low-latency retiming are essential. IC Role / Device Role / Timing Role: DS3173 performs receive clock/data recovery and transmit waveshaping, acting as the physical layer interface between switch fabric and copper lines. Use Value: Jitter attenuator placement in either Rx or Tx path ensures clean retimed outputs even with degraded incoming signals - meeting GR-499-CORE jitter compliance. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar DS3/E3 transceiver applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| DS3174 | Quad-port version with identical pinout, features, and electrical specs - adds fourth DS3/E3 channel. | Used when four DS3/E3 links are required instead of three; shares same PCB layout and firmware architecture. | Select DS3174 if future port expansion or redundancy is needed; no hardware change required beyond enabling fourth port in software. |
| DS3183 | Successor family with enhanced jitter performance, lower power (~1.4W), and extended temperature range (–40°C to +85°C); not pin-compatible. | Targeted at new designs requiring industrial temp operation or tighter jitter specs per Telcordia GR-1244-CORE. | Choose DS3183 for greenfield deployments demanding higher reliability; requires PCB redesign and firmware adaptation. |
Compared with DS3174 and DS3183, the DS3173 offers optimal balance of port count, pin compatibility with existing DS317x designs, and proven field reliability in commercial-temperature access equipment - making it ideal for cost-sensitive, volume-deployed DS3/E3 line cards.
Availability
DS3173 is available at Aetrix Electronics and suitable for multiservice access platforms, SONET/SDH add-drop multiplexers, and digital cross-connect systems requiring stable component supply across long product lifecycles.
Supply support for DS3173 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Maxim Integrated (now part of Analog Devices) is a U.S.-based semiconductor company specializing in high-performance analog, mixed-signal, and RF ICs for communications, computing, and industrial markets.
The DS3173 belongs to the DS317x family of DS3/E3 single-chip transceivers designed specifically for carrier-grade copper line interface applications in access networks and transport equipment.
FAQ
What is the primary function of the DS3173 in a telecommunications system?
The DS3173 serves as a triple-port DS3/E3 physical layer transceiver, integrating line interface units (LIUs), framers, clock recovery, jitter attenuation, and HDLC overhead processing. It enables three independent DS3 or E3 connections on a single chip - used in access concentrators, MSAPs, and SONET/SDH muxes to terminate copper-based T3/E3 circuits while maintaining full protocol compliance and performance monitoring. The DS3173 handles both M23/C-bit DS3 and G.751/G.832 E3 framing standards natively.
Does the DS3173 support both DS3 and E3 standards simultaneously across its three ports?
Yes, the DS3173 supports per-port independent configuration: each of its three ports can be individually set to DS3 (44.736 Mbps) or E3 (34.368 Mbps) mode, with framing selected as M23 DS3, C-bit DS3, G.751 E3, or G.832 E3. This allows mixed-mode operation - for example, two ports configured as DS3 and one as E3 - without hardware changes or performance trade-offs. The DS3173's clock rate adapter derives all required frequencies from a single reference source.
What package type and thermal characteristics does the DS3173 use?
The DS3173 uses a 400-ball thermally enhanced plastic BGA (TE-PBGA) package measuring 27 mm × 27 mm with 1.27 mm pitch and an exposed thermal pad. Its typical power dissipation is ~1.73 W at 3.3 V, and it operates from 0°C to +70°C. The TE-PBGA construction provides superior thermal conduction compared to standard PBGA, enabling reliable operation in dense telecom line cards without active cooling - a key requirement for the DS3173's target applications.
How does the DS3173 handle clock generation and synchronization?
The DS3173 incorporates an integrated clock rate adapter (CLAD) that generates precise 44.736 MHz (DS3) and 34.368 MHz (E3) clocks from a single external reference - selectable among DS3, E3, or STS-1 rates. This eliminates the need for multiple crystal oscillators and simplifies clock tree design. The DS3173 also provides recovered line clocks (RLCLKn/TLCLKn) and supports gapped clock modes for SONET/SDH alignment, ensuring deterministic timing for backplane interfacing and system-level synchronization.
Is the DS3173 pin-compatible with other devices in the DS317x family?
Yes, the DS3173 is fully pin-compatible with the DS3171 (single-port), DS3172 (dual-port), and DS3174 (quad-port) - all share identical 400-ball TE-PBGA footprints, pin assignments, and power sequencing. This enables seamless port density migration on the same PCB layout: upgrading from DS3172 to DS3173 requires only firmware reconfiguration and no hardware revision. The DS3173 also maintains pin compatibility with the DS316x and DS318x families for backward- and forward-compatible platform design.
DS3173 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Series:
- -
- Package/Case:
- 400-BBGA
- Packaging:
- Bulk
- Product Status:
- Active
- Function:
- Single-Chip Transceiver
- Interface:
- DS3, E3
- Number of Circuits:
- 3
- Voltage - Supply:
- 3.135V ~ 3.465V
- Current - Supply:
- 449mA
- Power (Watts):
- -
- Operating Temperature:
- 0°C ~ 70°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 400-TE-PBGA (27x27)
DS3173 FAQ
1.How can I place an order for DS3173 through Aetrix?
Please submit a Request for Quotation (RFQ) for DS3173 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for DS3173 reliable?
The price and inventory of DS3173 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for DS3173 is usually 5 days.
3.What payment methods are accepted for DS3173?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for DS3173 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for DS3173?
DS3173 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your DS3173 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for DS3173?
For technical support, including DS3173 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your DS3173 requirements.
6.How does Aetrix verify that DS3173 is sourced from the original manufacturer or authorized distributors?
All DS3173 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that DS3173 meets industry standards.
7.What is the process for return or replacement of DS3173?
All DS3173 units undergo pre-shipment inspection (PSI). If there is an issue with DS3173, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The DS3173 part is unused and in its original packaging.
Return procedure for DS3173:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
DS3173 Tags

-
LMC567CMX/NOPB
Texas Instruments

-
LM567CMX/NOPB
Texas Instruments

-
LM567CM/NOPB
Texas Instruments

-
VSC8531XMW-02
Microchip Technology

-
VSC8531XMW-05
Microchip Technology

-
GPY115C0VI
MaxLinear, Inc.
-
SI32185-A-FMR
Skyworks Solutions Inc.
-
VSC8541XMV-05
Microchip Technology

-
SI32178-B-FM1R
Skyworks Solutions Inc.

-
GPY215C0VI
MaxLinear, Inc.

-
CPC7514ZTR
Littelfuse Inc.

-
VSC8502XML-03
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

