Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Clock/Timing > Programmable Timers and Oscillators

Analog Devices Inc./Maxim Integrated DS4000D0/WBGA

Name: DS4000D0/WBGA
Brand: Analog Devices Inc./Maxim Integrated
SKU: DS4000D0/WBGA
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: DS4000D0/WBGA

Manufacturer:: Analog Devices Inc./Maxim Integrated

Category:: Programmable Timers and Oscillators

Package:: 24-BBGA

Datasheet:: DS4000D0/WBGA.pdf

Description:: IC OSC TCXO 13MHZ 24-BGA

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:3,586

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

DS4000D0/WBGA from Maxim Integrated is a digitally controlled temperature-compensated crystal oscillator (DC-TCXO) with dual CMOS square-wave outputs: fixed-frequency F1 at 13.00000 MHz and programmable F2 derived via integer division of F1, operating over 0°C to +70°C in a 24-ball WBGA package. It integrates a 10-bit digital temperature sensor (±3°C accuracy), 2-wire serial interface (up to 400 kHz), and ±10 ppm digital frequency tuning capability for precision timing in PLL reference and wireless infrastructure applications.

For engineers reviewing the DS4000D0/WBGA datasheet, DS4000D0/WBGA pinout, DS4000D0/WBGA application, or DS4000D0/WBGA equivalent, key selection considerations include its dual-output architecture, programmable F2 division ratio, ±1.0 ppm temperature stability, 5V supply operation, and BGA thermal/mechanical constraints in high-density RF and telecom PCB layouts.

Technical Context

The DS4000D0/WBGA implements a factory-calibrated analog TCXO core augmented by digital compensation via an on-die 10-bit temperature sensor and two's complement frequency tuning register (66h), enabling ±10.16 ppm base frequency adjustment in 0.08 ppm steps. Its dual-output architecture separates fixed F1 (13.00000 MHz) from programmable F2, which supports n+1 or 2(n+1) division of F1 via the 5Dh frequency select register and DC bit in the 60h control register.

Communication occurs over a bidirectional 2-wire interface (SDA/SCL) supporting standard (100 kHz) and fast (400 kHz) modes, with slave address configurable via A0 pin (100010A0). All outputs are CMOS-compatible, with rise/fall times ≤4 ns, 40–60% duty cycle, and 10 pF max load - optimized for low-jitter clock distribution in GPS receivers and SATCOM modems requiring stable local oscillators.

Key Specifications

Parameter	Value and Actual Design Meaning
Base Frequency (F1)	13.00000 MHz - fixed output used as timing reference for PLLs and frequency synthesis chains.
Frequency Stability	±1.0 ppm from -40°C to +85°C - ensures minimal drift across industrial temperature range without external calibration.
Digital Tuning Range	±10.16 ppm - enables fine-grained system-level frequency alignment via microcontroller over 2-wire bus.
Temperature Sensor	10-bit resolution (+0.25°C step), ±3°C accuracy - provides die temperature data for thermal compensation or monitoring without external components.
Supply Voltage	5.0 V ±5% - requires tightly regulated 5V rail; VCC and VOSC both rated 4.75–5.25 V for oscillator and logic sections.
Output Drive	CMOS square wave, 4–6 ns edge rates, 40–60% duty cycle - compatible with standard logic inputs and low-skew clock trees.
Interface Speed	Up to 400 kHz I²C - supports rapid register reads/writes for real-time tuning and temperature polling in embedded systems.

Pinout & Package

DS4000D0/WBGA uses a 24-ball wafer-level ball grid array (WBGA) package measuring 3.54 mm × 3.54 mm with 0.85 mm solder ball pitch and solder-mask-defined pads per Maxim drawing 56-G6022-001A (variation V24-1). The package is RoHS/lead-free exempt and designed for reflow assembly in space-constrained RF modules.

Pin/Terminal	Circuit Role	Design Meaning
1A, 1B, 1C, 1D, 2C, 2D	GND	Primary power ground - six dedicated balls reduce ground impedance and improve noise immunity for oscillator core.
2A, 2B	N.C.	No connection - must remain unconnected; not internally bonded or electrically active.
3A, 3B	GNDOSC	Oscillator-specific ground - isolated from digital GND to minimize coupling between analog oscillator and digital interface.
3C, 3D	VOSC	Oscillator power supply - separate 5V rail decoupling required to maintain phase noise performance.
4A, 4B	A0	Slave address LSB - sets I²C address to 1000100x or 1000101x depending on external HIGH/LOW bias.
4C, 4D	F1	Fixed-frequency TCXO output - 13.00000 MHz CMOS square wave, primary reference for PLLs and clock distribution.
5A, 5B	SDA	Open-drain serial data - requires external pull-up resistor; bidirectional for register read/write and temperature readback.
5C, 5D	VCC	Digital logic supply - powers I²C interface, control registers, and temperature sensor logic.
6A, 6B	SCL	Open-drain serial clock - synchronizes all I²C transactions; master-generated, up to 400 kHz.
6C, 6D	F2	Programmable TCXO output - frequency set by 5Dh register and DC bit; supports integer division of F1 for secondary clock domains.

Key Features

Feature	Design Value
Dual independent outputs	F1 fixed at 13.00000 MHz and F2 programmable via integer division - enables simultaneous clocking of baseband and RF subsystems from one device.
Digital frequency tuning	±10.16 ppm adjustment in 0.08 ppm steps using two's complement register 66h - allows closed-loop calibration against GPS-disciplined references.
Integrated temperature sensing	10-bit resolution, ±3°C accuracy, no external components - eliminates need for discrete thermistors or ADCs in thermal management loops.
Low-phase-noise oscillator core	-139 dBc/Hz at 100 kHz offset (16.384 MHz test condition) - meets jitter requirements for 10Gbps SerDes and LTE eNodeB timing.
Configurable I²C slave address	A0 pin selects between two addresses (1000100x / 1000101x) - supports multiple DS4000 devices on same bus without address conflict.

Applications

GPS Receiver Modules	SATCOM Terminals
Use Scenario: High-precision PVT (position, velocity, time) computation in handheld and vehicle-mounted GNSS receivers under varying thermal conditions. IC Role / Device Role / Timing Role: Primary 13 MHz reference oscillator for GPS baseband processor and RF front-end synthesizer, providing stable timing for correlator and navigation engine. Use Value: ±1.0 ppm stability over -40°C to +85°C ensures <10 ns timing error accumulation per hour, critical for carrier-phase ambiguity resolution.	Use Scenario: Uplink/downlink frequency translation in mobile satellite communication terminals operating in extreme ambient temperatures. IC Role / Device Role / Timing Role: Dual-output TCXO supplying 13 MHz F1 to modem ASIC and programmable F2 (e.g., 13/3 = 4.333 MHz) to IF sampling clock generator. Use Value: On-chip digital tuning compensates for aging and thermal hysteresis, maintaining EVM compliance across 10-year field deployment.
Wireless Base Station Radios	Telecom Synchronization Cards
Use Scenario: Small-cell and macro-cell radios requiring traceable synchronization to IEEE 1588 or SyncE standards in outdoor cabinets. IC Role / Device Role / Timing Role: Local oscillator for frequency conversion stages and clock source for JESD204B serializer/deserializer interfaces. Use Value: 4 ns rise/fall time and 10 pF load drive ensure <500 fs RMS jitter contribution, preserving SERDES eye opening at 12.5 Gbps.	Use Scenario: Stratum 3E-compliant timing cards in central office switches and routers needing holdover stability during GNSS signal loss. IC Role / Device Role / Timing Role: Secondary reference oscillator backing up primary OCXO, with F2 programmed to match SONET/SDH line rates (e.g., 13 MHz → 155.52 MHz via PLL). Use Value: Aging ≤1.0 ppm/year guarantees >24-hour holdover accuracy within ±4.6 ppm, meeting ITU-T G.812 Table 5 limits.

GPS Receiver Modules

SATCOM Terminals

Use Scenario: High-precision PVT (position, velocity, time) computation in handheld and vehicle-mounted GNSS receivers under varying thermal conditions.

IC Role / Device Role / Timing Role: Primary 13 MHz reference oscillator for GPS baseband processor and RF front-end synthesizer, providing stable timing for correlator and navigation engine.

Use Value: ±1.0 ppm stability over -40°C to +85°C ensures <10 ns timing error accumulation per hour, critical for carrier-phase ambiguity resolution.

Use Scenario: Uplink/downlink frequency translation in mobile satellite communication terminals operating in extreme ambient temperatures.

IC Role / Device Role / Timing Role: Dual-output TCXO supplying 13 MHz F1 to modem ASIC and programmable F2 (e.g., 13/3 = 4.333 MHz) to IF sampling clock generator.

Use Value: On-chip digital tuning compensates for aging and thermal hysteresis, maintaining EVM compliance across 10-year field deployment.

Wireless Base Station Radios

Telecom Synchronization Cards

Use Scenario: Small-cell and macro-cell radios requiring traceable synchronization to IEEE 1588 or SyncE standards in outdoor cabinets.

IC Role / Device Role / Timing Role: Local oscillator for frequency conversion stages and clock source for JESD204B serializer/deserializer interfaces.

Use Value: 4 ns rise/fall time and 10 pF load drive ensure <500 fs RMS jitter contribution, preserving SERDES eye opening at 12.5 Gbps.

Use Scenario: Stratum 3E-compliant timing cards in central office switches and routers needing holdover stability during GNSS signal loss.

IC Role / Device Role / Timing Role: Secondary reference oscillator backing up primary OCXO, with F2 programmed to match SONET/SDH line rates (e.g., 13 MHz → 155.52 MHz via PLL).

Use Value: Aging ≤1.0 ppm/year guarantees >24-hour holdover accuracy within ±4.6 ppm, meeting ITU-T G.812 Table 5 limits.

Equivalent & Alternatives

The following parts are listed as comparable options for similar digitally controlled TCXO applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
SiT5001AC-FQ-33N-13.000000	MEMS-based, ±0.1 ppb stability, 3.3V supply, 10-pin QFN - no integrated temperature sensor or I²C tuning interface.	Used where ultra-low aging and shock resistance outweigh need for in-system frequency adjustment.	Select when long-term stability and mechanical robustness supersede digital programmability.
DS3231M#T&R	RTC with integrated TCXO, 32.768 kHz output only, I²C interface, ±2 ppm stability - lacks dual-output or MHz-range programmability.	Targeted at real-time clock backup and low-power timing, not RF/system clock generation.	Choose only for sub-kHz timing functions; not a functional substitute for DS4000D0/WBGA's 13 MHz dual-output capability.

Compared with SiT5001AC-FQ-33N-13.000000 and DS3231M#T&R, the DS4000D0/WBGA uniquely combines MHz-range dual outputs, on-chip temperature sensing, and ±10 ppm digital tuning in a single 24-ball WBGA - making it the only option for compact, software-adjustable reference designs in GPS and SATCOM hardware.

Availability

DS4000D0/WBGA is available at Aetrix Electronics and suitable for GPS receiver modules, SATCOM terminals, wireless base station radios, and telecom synchronization cards requiring stable component supply with full traceability and long-lifecycle support.

Supply support for DS4000D0/WBGA includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Maxim Integrated (now part of Analog Devices) designs precision analog, mixed-signal, and timing ICs for demanding industrial, communications, and computing applications.

The DS4000D0/WBGA belongs to Maxim's digitally controlled TCXO product line, engineered specifically for applications requiring field-programmable frequency references with integrated thermal compensation - such as GNSS infrastructure, aerospace telemetry, and 5G fronthaul equipment.

FAQ

What is the exact base frequency of the DS4000D0/WBGA?

The DS4000D0/WBGA has a fixed base frequency (F1) of 13.00000 MHz, as confirmed by Maxim's Selector Guide and top-marking "DS4000D0". This value is factory-trimmed and serves as the reference for all internal compensation and F2 programmable output derivation. The DS4000D0/WBGA does not support user-reprogrammable base frequencies - only digital tuning within ±10.16 ppm around this nominal value.

Does the DS4000D0/WBGA support both commercial and industrial temperature ranges?

The DS4000D0/WBGA is specified for the commercial temperature range of 0°C to +70°C, as documented in the Selector Guide and Absolute Maximum Ratings. For operation from -40°C to +85°C, the industrial-grade variant DS4000D0N/WBGA must be used. The DS4000D0/WBGA is not characterized or guaranteed for performance outside its 0°C to +70°C range.

How is the F2 output frequency programmed on the DS4000D0/WBGA?

The F2 output frequency on the DS4000D0/WBGA is programmed via the Frequency Select Register (FSR) at address 5Dh. With the DC bit (bit 0 of register 60h) set to 0, F2 = F1 / (FSR value + 1); with DC = 1, F2 = F1 / [2 × (FSR value + 1)]. For example, writing 0x02 to 5Dh and setting DC = 0 yields F2 = 13.00000 MHz / 3 ≈ 4.33333 MHz. The DS4000D0/WBGA supports integer divisions only - no fractional-N synthesis.

What is the function of the A0 pin on the DS4000D0/WBGA?

The A0 pin on the DS4000D0/WBGA configures the least significant bit of the 7-bit I²C slave address, allowing selection between two addresses: 1000100x (A0 = LOW) or 1000101x (A0 = HIGH). This enables two DS4000D0/WBGA devices to coexist on the same 2-wire bus without address collision. The A0 pin must be hardwired to VCC or GND - floating is undefined and may cause communication failure.

Can the DS4000D0/WBGA operate from a 3.3V supply?

No, the DS4000D0/WBGA requires a 5.0 V ±5% supply for both VCC (digital logic) and VOSC (oscillator core), as specified in Recommended DC Operating Conditions. Operation at 3.3V is outside absolute maximum ratings and will result in functional failure or damage. The DS4000D0/WBGA is incompatible with 3.3V-only systems unless a dedicated 5V regulator is provided.

DS4000D0/WBGA Specifications

Product attributes: Attribute value

Manufacturer:: Analog Devices Inc./Maxim Integrated

Series:: -

Package/Case:: 24-BBGA

Packaging:: Bag

Product Status:: Obsolete

Type:: Temperature, Compensated Crystal Oscillator (TCXO)

Count:: -

Frequency:: 13MHz

Voltage - Supply:: 4.75V ~ 5.25V

Current - Supply:: 1.5 mA

Operating Temperature:: 0°C ~ 70°C

Supplier Device Package:: 24-WBGA (11x9)

Mounting Type:: Surface Mount

Grade:: -

Qualification:: -

DS4000D0/WBGA FAQ

1.How can I place an order for DS4000D0/WBGA through Aetrix?

Please submit a Request for Quotation (RFQ) for DS4000D0/WBGA on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for DS4000D0/WBGA reliable?

The price and inventory of DS4000D0/WBGA are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for DS4000D0/WBGA is usually 5 days.

3.What payment methods are accepted for DS4000D0/WBGA?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for DS4000D0/WBGA transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for DS4000D0/WBGA?

DS4000D0/WBGA orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your DS4000D0/WBGA order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for DS4000D0/WBGA?

For technical support, including DS4000D0/WBGA datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your DS4000D0/WBGA requirements.

6.How does Aetrix verify that DS4000D0/WBGA is sourced from the original manufacturer or authorized distributors?

All DS4000D0/WBGA products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that DS4000D0/WBGA meets industry standards.

7.What is the process for return or replacement of DS4000D0/WBGA?

All DS4000D0/WBGA units undergo pre-shipment inspection (PSI). If there is an issue with DS4000D0/WBGA, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The DS4000D0/WBGA part is unused and in its original packaging.

Return procedure for DS4000D0/WBGA:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-03 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-01 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

2026-08-14 Jumper Cables: How to Use, Connect and Choose Them Safely

Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…