Analog Devices Inc./Maxim Integrated DS5002FP-16
- Part No.:
- DS5002FP-16
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Category:
- Microcontrollers
- Package:
- 80-BQFP
- Datasheet:
-
DS5002FP-16.pdf
- Description:
- IC MCU 8BIT EXTRNL NVSRAM 80QFP
- Quantity:
- Payment:

- Shipping:

Inventory:1,264
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
DS5002FP-16 from Maxim Integrated (now Analog Devices) is an 8051-compatible secure microprocessor with 128kB nonvolatile SRAM, on-chip 64-bit encryption engine, and lithium-backed power-fail protection. It executes encrypted firmware in real time without performance penalty and supports self-destruct activation via SDI pin for tamper response. Used in high-security embedded systems requiring long-term data retention and anti-piracy protection.
For engineers reviewing the DS5002FP-16 datasheet, DS5002FP-16 pinout, DS5002FP-16 application, or DS5002FP-16 equivalent, key selection considerations include lithium-backed NV SRAM retention (>10 years), hardware-enforced encryption using on-chip true random key generation, crash-proof operation with early-warning power-fail interrupt, and secure boot via in-system programming through on-chip serial port.
Technical Context
The DS5002FP-16 implements a real-time address and data encryption/decryption pipeline synchronized to the 8051 core - logical addresses from PC or DPTR are encrypted before output on BA[14:0], and opcodes/data are decrypted on read or encrypted on write to BD[7:0]. Its security lock mechanism permanently protects the 64-bit key and Vector RAM; any tamper attempt triggers immediate erasure.
It operates in two power domains: VCC-driven normal mode and VLI-driven battery-backup mode, with automatic switchover when VCC drops below VLI (typically 3V). Critical outputs CE1–CE4, PE1–PE2, VRST, and PF remain active during backup, ensuring continuity of memory access and tamper signaling even at VCC = 0V.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Oscillator Frequency | 1.0–16 MHz - supports standard crystal or external clock; determines instruction cycle timing and bus throughput. |
| Nonvolatile SRAM Capacity | Up to 128 kB - implemented via external CMOS SRAM with lithium-backed power; retains data >10 years at room temperature. |
| Encryption Key Size | 64-bit - generated by on-chip true random number generator; never exposed externally; erased on security lock violation. |
| Power-Fail Warning Threshold | 4.1–4.6 V (VCC) - triggers early-warning interrupt before reset; enables graceful shutdown or state save. |
| Self-Destruct Input (SDI) | Active-high deglitched input - pulse ≥50 µs at VCC = 0V or ≥10 µs at VCC = 5V initiates irreversible erasure of key and Vector RAM. |
| Operating Voltage Range | 3.85–5.5 V - wide VCC tolerance ensures robustness across industrial supply variations; VLI input accepts 2.5–4.0 V lithium cell. |
| Package | 80-pin QFP - surface-mount, RoHS-compliant; pin-compatible with DS5002FPM/FMN variants; thermal pad optional. |
Pinout & Package
DS5002FP-16 is housed in an 80-pin Quad Flat Package (QFP) with 0.65 mm pitch and exposed thermal pad option. Pin numbering follows standard counter-clockwise layout from top-left corner (Pin 1 = P0.4/AD4).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| P0.0–P0.7 | Multiplexed Address/Data Bus / I/O Port 0 | Open-drain port; requires external pullups in I/O mode; serves as AD[7:0] + ALE-controlled demux bus in expanded mode. |
| BA[14:0] | Byte-Wide Address Bus | Nonmultiplexed 15-bit address lines; directly connect to SRAM address inputs; CE2/CE3 repurposed as A16/A15 for 128k configuration. |
| BD[7:0] | Byte-Wide Data Bus | Bidirectional 8-bit data path; carries encrypted opcodes/data during execution; interfaces directly with SRAM data pins. |
| CE1–CE4, PE1–PE4 | Lithium-Backed Chip/Peripheral Enables | CE1–CE4 and PE1–PE2 remain logic-high during VCC loss; PE3/PE4 require external hold circuitry for battery-backed use. |
| SDI | Self-Destruct Input | Asynchronous, deglitched active-high input; triggers immediate key/Vector RAM wipe and VCCO disable - functional even at VCC = 0V. |
| VRST, PF | Power-Fail Status Outputs | VRST = open-drain reset indicator (low = VCC < VCCMIN); PF = push-pull power-fail flag (low = VCC < VLI); both guaranteed during lithium backup. |
Key Features
| Feature | Design Value |
|---|---|
| Real-Time Hardware Encryption | Transparent address/data encryption/decryption at full CPU speed - no clock cycle penalty vs. DS5001FP; uses 64-bit key derived from true RNG. |
| Lithium-Backed Nonvolatile Operation | VCCO auto-switches between VCC and VLI; maintains all SRAM, registers, and security state for >10 years with 3V lithium cell; no external backup controller needed. |
| Crash-Proof Power Management | Integrated power-fail reset, early-warning interrupt, and watchdog timer - enables deterministic recovery from brownout, blackout, or software hang. |
| Secure Boot & In-System Programming | On-chip bootstrap loader accessible via serial port (P3.0/P3.1); supports encrypted firmware load only when security lock is cleared; prevents unauthorized code injection. |
| Tamper-Resistant Physical Design | Optional die top-coating blocks microprobe access; SDI pin integrates with external tamper-detection circuits (e.g., mesh, voltage sensors); self-destruct persists without VCC. |
Applications
| Smart Card Controller | Secure Industrial PLC Module |
|---|---|
Use Scenario: Embedded controller in contactless smart cards storing cryptographic keys and transaction logs. IC Role / Device Role / Timing Role: Primary secure execution engine managing AES-encrypted data storage, PIN verification, and secure channel establishment. Use Value: Prevents firmware extraction via probing or glitching; lithium backup preserves session keys across card removal; SDI ties to physical tamper mesh. |
Use Scenario: Standalone programmable logic controller module deployed in remote substations with unreliable AC power. IC Role / Device Role / Timing Role: Real-time control processor with persistent ladder logic storage and secure firmware update capability. Use Value: Maintains I/O state and program variables for >10 years during grid outages; encrypted updates prevent malicious logic injection; PF signal disables non-critical loads during brownout. |
| Hardware Security Module (HSM) Edge Node | Secure Time-Stamping Appliance |
Use Scenario: Field-deployed HSM node performing TLS key derivation and digital signing for IoT gateways. IC Role / Device Role / Timing Role: Root-of-trust microcontroller executing FIPS-aligned crypto routines with protected key storage. Use Value: On-chip 64-bit DES-enhanced encryption resists differential power analysis; Vector RAM wipe on SDI activation prevents side-channel key recovery. |
Use Scenario: Tamper-evident timestamp server synchronizing with GPS/IRIG-B and logging signed timestamps to battery-backed SRAM. IC Role / Device Role / Timing Role: Secure timekeeping host interfacing with DS1283 RTC and external NTP sources. Use Value: CE1/PE1 remain active during power loss to sustain RTC communication; encrypted log entries prevent post-event log forgery; MSEL configures 128k SRAM for extended audit trail. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar secure microprocessor applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| DS5002FPM-16+ | Pb-free/RoHS-compliant variant; identical electrical and security specs; same 80-QFP package; top coating enabled for microprobe resistance. | Required for new designs targeting EU/China RoHS compliance; preferred where physical tamper resistance is mandated. | Select DS5002FPM-16+ when regulatory compliance or enhanced physical security (die coating) is required; otherwise DS5002FP-16 remains fully compatible. |
| DS5002FMN-16 | Extended temperature grade (-40°C to +85°C); same encryption, NV SRAM, and pinout; qualified for industrial environments with wider thermal cycling. | Suitable for outdoor infrastructure, transportation systems, or factory-floor controllers operating beyond commercial temperature range. | Choose DS5002FMN-16 for deployments in uncontrolled ambient conditions; DS5002FP-16 is rated 0°C to +70°C and intended for controlled indoor use. |
Compared with DS5002FPM-16+ and DS5002FMN-16, the DS5002FP-16 offers identical core security functionality and 80-QFP compatibility but lacks RoHS certification and extended temperature qualification - making it suitable for legacy commercial designs where those attributes are not mandated.
Availability
DS5002FP-16 is available at Aetrix Electronics and suitable for secure firmware execution, lithium-backed data logging, and tamper-responsive embedded control requiring stable component supply over multi-year production cycles.
Supply support for DS5002FP-16 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Maxim Integrated (acquired by Analog Devices in 2021) is a leader in analog and mixed-signal ICs, specializing in power management, interface, sensing, and secure microcontrollers.
The DS5002FP-16 belongs to Maxim's secure microprocessor family designed for applications demanding cryptographic integrity, long-term nonvolatile storage without external EEPROM/Flash, and physical tamper resistance in resource-constrained environments.
FAQ
What is the maximum external SRAM capacity supported by DS5002FP-16?
The DS5002FP-16 supports up to 128kB of external CMOS SRAM via its byte-wide bus (BA[14:0] + BD[7:0]). When MSEL = 0V, CE2 and CE3 are remapped as A16 and A15, enabling full 128k × 8 addressing. The device encrypts all data and addresses in real time, and lithium backup ensures data retention for over 10 years without external power. DS5002FP-16 does not support larger capacities due to fixed 15-bit address bus width.
How does the DS5002FP-16 handle power failure events?
The DS5002FP-16 provides three-tiered power-fail response: (1) PF pin asserts low when VCC drops below VLI (3V nominal), signaling imminent backup mode entry; (2) early-warning interrupt triggers when VCC falls within 4.1–4.6V range; (3) power-fail reset activates at VCCMIN (3.85–4.25V). All critical outputs (CE1–CE4, PE1–PE2, VRST, PF) remain functional during lithium backup, ensuring uninterrupted SRAM access and tamper signaling. DS5002FP-16 guarantees this behavior even at VCC = 0V.
Can DS5002FP-16 execute unencrypted code?
No - the DS5002FP-16 enforces hardware-level encryption at all times. During boot, the bootstrap loader loads application code in scrambled form; during runtime, all logical addresses from the 8051 core are encrypted before appearing on BA[14:0], and all opcodes/data are decrypted on read or encrypted on write to BD[7:0]. There is no configuration bit or mode to disable encryption. This differs from DS5001FP, which is the non-secure base part. DS5002FP-16's security circuitry is always active and cannot be bypassed.
What happens when the SDI pin is asserted on DS5002FP-16?
Asserting SDI high (≥50 µs at VCC = 0V or ≥10 µs at VCC = 5V) triggers irreversible self-destruct: the 64-bit encryption key and 48-byte Vector RAM are erased, VCCO is disabled (cutting power to SRAM), and the security lock is reset. This occurs asynchronously and functions even with VCC = 0V, as SDI is monitored by lithium-backed logic. DS5002FP-16 does not recover from this state - the device must be reprogrammed via bootstrap loader after clearing the lock, and all prior encrypted data becomes unrecoverable.
Is DS5002FP-16 pin-compatible with DS5001FP?
Yes - the DS5002FP-16 is functionally and pin-compatible with the DS5001FP-16, sharing identical 80-QFP footprint, I/O structure, and bus timing. However, DS5002FP-16 adds security-specific pins (SDI, VRST, PF) and modifies behavior of CE1–CE4/PE1–PE4 to remain active during lithium backup. Firmware written for DS5001FP runs unmodified on DS5002FP-16, but gains encryption, tamper response, and crash-proof features automatically. DS5002FP-16 replaces DS5001FP in secure applications without PCB changes.
DS5002FP-16 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Package/Case:
- 80-BQFP
- Series:
- DS500x
- Packaging:
- Bag
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Core Processor:
- 8051
- Core Size:
- 8-Bit
- Speed:
- 16MHz
- Connectivity:
- EBI/EMI, SIO, UART/USART
- Peripherals:
- Power-Fail Reset, WDT
- Number of I/O:
- 32
- Program Memory Size:
- External
- Program Memory Type:
- NVSRAM
- EEPROM Size:
- -
- RAM Size:
- 128K x 8
- Voltage - Supply (Vcc/Vdd):
- 4.5V ~ 5.5V
- Data Converters:
- -
- Oscillator Type:
- External
- Operating Temperature:
- 0°C ~ 70°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
DS5002FP-16 FAQ
1.How can I place an order for DS5002FP-16 through Aetrix?
Please submit a Request for Quotation (RFQ) for DS5002FP-16 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for DS5002FP-16 reliable?
The price and inventory of DS5002FP-16 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for DS5002FP-16 is usually 5 days.
3.What payment methods are accepted for DS5002FP-16?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for DS5002FP-16 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for DS5002FP-16?
DS5002FP-16 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your DS5002FP-16 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for DS5002FP-16?
For technical support, including DS5002FP-16 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your DS5002FP-16 requirements.
6.How does Aetrix verify that DS5002FP-16 is sourced from the original manufacturer or authorized distributors?
All DS5002FP-16 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that DS5002FP-16 meets industry standards.
7.What is the process for return or replacement of DS5002FP-16?
All DS5002FP-16 units undergo pre-shipment inspection (PSI). If there is an issue with DS5002FP-16, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The DS5002FP-16 part is unused and in its original packaging.
Return procedure for DS5002FP-16:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
DS5002FP-16 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

