My Inquiry
My Account
Analog Devices Inc./Maxim Integrated DS8024-RJX+
- Part No.:
- DS8024-RJX+
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Category:
- Specialized
- Package:
- 28-TSSOP (0.173", 4.40mm Width)
- Datasheet:
-
DS8024-RJX+.pdf
- Description:
- IC INTERFACE SPECIALIZED 28TSSOP
- Quantity:
- Payment:
- Shipping:
Inventory:153
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
DS8024-RJX+ from Maxim Integrated is a smart card interface IC serving as an analog front-end for ISO 7816, EMV®, and GSM11-11 compliant readers. It delivers 5.0V ±5% (80mA max) and 3.0V ±8% (65mA max) card supply voltages, supports flexible clock division (×1/2/4/8), provides ±8kV IEC ESD protection on card interfaces, and executes automatic activation/deactivation via internal sequencer - deployed in banking POS terminals and access control systems.
For engineers reviewing the DS8024-RJX+ datasheet, DS8024-RJX+ pinout, DS8024-RJX+ application, or DS8024-RJX+ equivalent, key selection considerations include its dual-voltage card power generation, TSSOP-28 package compatibility with NXP TDA8024, integrated charge pump operation from single 3.3–6.0V supply, and fault detection for short-circuit, overtemperature, and card removal during active sessions.
Technical Context
The DS8024-RJX+ integrates a voltage supervisor with 220µs reset pulse (tW), monitors VDD against VTH2 + VHYS2 (2.45V typ, 100mV hysteresis), and initiates deactivation when VDD falls below VTH2. Its internal charge pump operates in 1x or 2x mode depending on VDDA and selected card voltage: for 5V cards, 1x mode activates at VDDA > 5.8V; for 3V cards, 1x mode requires VDDA > 4.1V.
It implements synchronous clock divider logic using CLKDIV1/CLKDIV2 to generate CLK at fXTAL/1, /2, /4, or /8 with guaranteed 45–55% duty factor and minimum 8 XTAL1 periods per state. The I/O transceiver uses master-slave arbitration with 11kΩ internal pullups (to VCC/VDD), 1MHz max data rate, and ±15mA current limiting on I/O, AUX1, and AUX2 lines.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Digital Supply Voltage (VDD) | 2.7V to 6.0V - supports wide host controller supply range without level-shifting circuitry |
| Card Supply Voltage (VCC) | 5.0V ±5% (80mA max) or 3.0V ±8% (65mA max) - selectable via 5V/3V pin, meets ISO 7816 Class A/B requirements |
| Crystal Frequency Support | 0–20MHz - enables full-speed smart card communication up to 10MHz CLK output |
| ESD Protection (Card Interface) | ±8kV min (IEC 61000-4-2) - eliminates need for external TVS diodes on C2/C3/C7 contacts |
| Activation/Deactivation Time | 160μs / 80μs - ensures rapid, deterministic card session startup and safe power-down sequencing |
| Operating Temperature Range | -40°C to +85°C - qualified for industrial and commercial reader environments |
| Package | 28-pin TSSOP - RoHS-compliant, surface-mountable, pin-for-pin compatible with TDA8024 |
Pinout & Package
DS8024-RJX+ is housed in a 28-pin Thin Shrink Small Outline Package (TSSOP) with 0.65mm pitch, 4.4mm width, and exposed thermal pad (not electrically connected). Pin 1 is located at top-left corner adjacent to notch or dot marking.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1, 2 CLKDIV1, CLKDIV2 | Clock Divider Control Inputs | Select CLK frequency as fXTAL/1, /2, /4, or /8 - must be changed sequentially with ≥10ns delay between transitions |
| 3 5V/3V | Card Voltage Selection Input | Logic-high = 5V card mode; logic-low = 3V card mode - determines VCC regulation target and charge pump configuration |
| 4 PGND | Analog Ground Reference | Separate ground return for charge pump and analog circuitry - must be isolated from digital GND to minimize noise coupling |
| 5, 7 CP2, CP1 | Charge-Pump Capacitor Terminals | Connect 100nF low-ESR capacitor between CP1–CP2 - forms flying capacitor network for voltage doubling/following |
| 6 VDDA | Charge-Pump Supply Input | Must be ≥3.3V and ≥VDD - powers internal regulator; sets operating mode (1x/2x) based on card voltage and VDDA level |
| 8 VUP | Charge-Pump Output | Connect 100nF capacitor to GND - stabilizes boosted internal rail used for VCC generation |
| 9, 10 PRES, PRES | Active-Low / Active-High Card Presence Inputs | Support normally-open or normally-closed mechanical switches - debounced internally (8ms typ) before asserting OFF signal |
| 11 I/O | Smart Card Data Line (C7) | Level-shifted bidirectional interface - master-slave arbitration prevents bus contention; 11kΩ pullup to VCC |
| 12, 13 AUX2, AUX1 | Smart Card Auxiliary Lines (C8, C4) | Functionally identical to I/O - support multi-contact protocols including EMV and proprietary card extensions |
| 14 CGND | Smart Card Ground Reference | Dedicated ground connection to card contact C5 - must be routed separately from PGND/GND to avoid ground bounce on card interface |
| 15 CLK | Smart Card Clock Output (C3) | Driven by internal oscillator/crystal - slew rate 0.2V/ns, rise/fall time ≤8ns, 45–55% duty cycle guaranteed |
| 16 RST | Smart Card Reset Output (C2) | Drives card reset line with 1mA sink capability - synchronized to CLK and VCC ramp during activation sequence |
| 17 VCC | Smart Card Supply Voltage Output | Delivers regulated 3V or 5V to card contact C1 - decoupled with 100nF near IC and 220nF near socket |
| 18 N.C. | No Connection | Unbonded pin - must remain unconnected and unpopulated on PCB |
| 19 CMDVCC | Activation Sequence Trigger | Active-low input - initiates full activation sequence (VCC ramp, CLK enable, RST assertion) when pulled low after power-up |
| 20 RSTIN | Host-Controlled Reset Input | Allows host microcontroller to override internal RST timing - used in alternate activation sequences where CLK start is delayed |
| 21 VDD | Digital Supply Input | Main supply for host-facing logic - must match host controller's I/O voltage (e.g., 3.3V) to ensure compatible signaling levels |
| 22 GND | Digital Ground Reference | Return path for VDD and all digital I/O pins - star-connected to PGND only at single point to prevent ground loops |
| 23 OFF | Status Interrupt Output | Active-low open-drain output with 20kΩ internal pullup to VDD - signals card presence (high) or fault/emergency deactivation (low) |
| 24, 25 XTAL1, XTAL2 | Crystal/Clock Input | Accepts 0–20MHz crystal (across both pins) or external clock (on XTAL1 only) - internal oscillator runs continuously after power-up |
| 26 I/OIN | Host-to-Interface Data Input | Host-side counterpart to I/O - 11kΩ pullup to VDD, 1MHz max data rate, 15mA current limit |
| 27, 28 AUX1IN, AUX2IN | Host-to-Interface Auxiliary Inputs | Functionally identical to I/OIN - support auxiliary protocol channels required by advanced smart cards |
Key Features
| Feature | Design Value |
|---|---|
| Integrated Charge Pump & Regulator | Generates precise 3V/5V card supply from single 3.3–6.0V input - eliminates need for external DC-DC converter or LDO |
| Automatic Activation/Deactivation Sequencer | Executes ISO-compliant timing sequence (tACT = 160μs, tDEACT = 80μs) without host firmware intervention - reduces software overhead |
| Dual-Voltage Smart Card Support | Hardware-selectable 3V/5V operation via 5V/3V pin - maintains full compliance with ISO 7816-3 Class A (5V) and Class B (3V) cards |
| Robust Fault Detection | Monitors VCC overload (>120mA), short-circuit, card removal, VDD dropout, and temperature (>150°C) - triggers emergency deactivation and OFF assertion |
| ESD-Protected Card Interface | ±8kV IEC 61000-4-2 protection on all card-facing pins (I/O, CLK, RST, VCC, CGND) - meets EN 62209 and EMVCo terminal certification requirements |
Applications
| Banking POS Terminals | Access Control Systems |
|---|---|
Use Scenario: Secure debit/credit transaction processing in retail kiosks and countertop terminals. IC Role / Device Role / Timing Role: Analog front-end managing power delivery, clock generation, reset sequencing, and bidirectional data translation between host MCU and EMV-compliant chip card. Use Value: Enables full ISO 7816 and EMV Level 1 compliance with deterministic 160μs activation and built-in 8ms card presence debounce - critical for PCI PTS v6.0 certification. | Use Scenario: Physical entry authorization using contact-based smart cards in office buildings and secure facilities. IC Role / Device Role / Timing Role: Smart card interface providing regulated 3V/5V supply, ESD-hardened I/O, and fault-safe deactivation upon card removal. Use Value: Guarantees reliable card detection and emergency shutdown on tamper events - satisfies UL 294 and EN 50133 intrusion detection system requirements. |
| Automated Teller Machines (ATMs) | Pay Television Conditional Access |
Use Scenario: High-reliability financial transactions in outdoor and unattended ATM enclosures. IC Role / Device Role / Timing Role: Dual-voltage smart card controller handling card insertion, ATR exchange, cryptographic command execution, and secure power-down. Use Value: Delivers ±8kV ESD protection and thermal shutdown at +150°C - ensures operational continuity in extreme ambient conditions per ANSI X9.100-180. | Use Scenario: Subscriber authentication and content decryption in set-top boxes using SIM-like conditional access modules. IC Role / Device Role / Timing Role: Interface IC powering and communicating with 3V CA modules (e.g., DVB-CI, MHP) via C1–C8 contacts. Use Value: Supports 1MHz data rate and flexible clock division - accommodates legacy and next-gen CA protocols without host clock reconfiguration. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar smart card interface applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| NXP TDA8024 | Pin-compatible but includes PORADJ pin not present on DS8024-RJX+; identical TSSOP-28 footprint and functional behavior | Legacy design reuse where PORADJ is unused; no hardware changes required for drop-in replacement | Select TDA8024 only if existing layout reserves space for PORADJ or if factory-specified qualification requires NXP sourcing |
| Maxim DS8113 | Lower active/stop-mode current (35mA vs 135mA active, μA-level stop mode); adds true low-power stop mode absent in DS8024-RJX+ | Required for battery-powered or energy-harvested readers needing extended idle time between transactions | Choose DS8113 when power budget is constrained; DS8024-RJX+ remains optimal for mains-powered readers prioritizing cost and proven field reliability |
Compared with NXP TDA8024, DS8024-RJX+ removes PORADJ while maintaining identical timing, voltage, and interface specs - simplifying layout. Against DS8113, DS8024-RJX+ trades higher quiescent current for broader temperature stability and mature qualification history in high-volume payment terminals.
Availability
DS8024-RJX+ is available at Aetrix Electronics and suitable for banking POS terminals, access control systems, and automated teller machines requiring stable component supply, long-term lifecycle support, and RoHS-compliant manufacturing.
Supply support for DS8024-RJX+ includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Maxim Integrated (now part of Analog Devices) designs precision analog, mixed-signal, and power management ICs for industrial, communications, and consumer applications.
The DS8024-RJX+ belongs to Maxim's smart card interface product line, engineered specifically to simplify ISO 7816 and EMV-compliant reader design with integrated power, timing, and protection functions - targeting cost-sensitive, high-reliability payment and identity infrastructure.
FAQ
What is the maximum crystal frequency supported by DS8024-RJX+?
The DS8024-RJX+ supports external crystals up to 20MHz across XTAL1 and XTAL2 pins. This allows generation of CLK outputs at 10MHz (fXTAL/2), 5MHz (fXTAL/4), or 2.5MHz (fXTAL/8) - fully compliant with ISO 7816-3 timing requirements for Class A (5V) and Class B (3V) smart cards. The internal oscillator remains active during all modes.
Does DS8024-RJX+ support both 3V and 5V smart cards simultaneously?
No, DS8024-RJX+ supports either 3V or 5V smart cards per session, selected by the logic level on the 5V/3V pin. When 5V/3V is high, DS8024-RJX+ regulates VCC to 5.0V ±5% (80mA max); when low, it regulates to 3.0V ±8% (65mA max). The device does not auto-detect card voltage - selection must be made by host firmware prior to activation.
How does DS8024-RJX+ handle card removal during an active session?
When card removal is detected via PRES/PRES transition during CMDVCC low (active session), DS8024-RJX+ triggers emergency deactivation: RST goes low, CLK is held low, I/O/AUX lines are pulled low, and VCC ramps down. The OFF pin asserts low to signal the fault. After completion, OFF returns high only if a card is reinserted - enabling host distinction between physical removal and hardware failure.
What is the purpose of the CP1 and CP2 pins on DS8024-RJX+?
The CP1 and CP2 pins on DS8024-RJX+ form the flying capacitor node for the internal charge pump. A 100nF low-ESR capacitor must be connected between them to enable voltage doubling (for 5V cards with VDDA < 5.8V) or voltage following (for 3V cards with VDDA < 4.0V). This architecture allows DS8024-RJX+ to generate precise card supply voltages from a single 3.3–6.0V input without external regulators.
Is DS8024-RJX+ pin-compatible with NXP TDA8024?
Yes, DS8024-RJX+ is a pin-for-pin drop-in replacement for NXP TDA8024 in 28-pin TSSOP packages. All signal names, pin positions, electrical characteristics, and timing behavior match exactly - except DS8024-RJX+ omits the PORADJ pin (pin 18 on TDA8024), which is designated N.C. on DS8024-RJX+. No PCB layout changes are required for migration.
DS8024-RJX+ Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Series:
- -
- Package/Case:
- 28-TSSOP (0.173", 4.40mm Width)
- Packaging:
- Tube
- Product Status:
- Active
- Applications:
- Smart Card
- Interface:
- Analog
- Voltage - Supply:
- -
- Supplier Device Package:
- 28-TSSOP
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
DS8024-RJX+ FAQ
1.How can I place an order for DS8024-RJX+ through Aetrix?
Please submit a Request for Quotation (RFQ) for DS8024-RJX+ on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for DS8024-RJX+ reliable?
The price and inventory of DS8024-RJX+ are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for DS8024-RJX+ is usually 5 days.
3.What payment methods are accepted for DS8024-RJX+?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for DS8024-RJX+ transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for DS8024-RJX+?
DS8024-RJX+ orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your DS8024-RJX+ order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for DS8024-RJX+?
For technical support, including DS8024-RJX+ datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your DS8024-RJX+ requirements.
6.How does Aetrix verify that DS8024-RJX+ is sourced from the original manufacturer or authorized distributors?
All DS8024-RJX+ products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that DS8024-RJX+ meets industry standards.
7.What is the process for return or replacement of DS8024-RJX+?
All DS8024-RJX+ units undergo pre-shipment inspection (PSI). If there is an issue with DS8024-RJX+, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The DS8024-RJX+ part is unused and in its original packaging.
Return procedure for DS8024-RJX+:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
DS8024-RJX+ Tags
-
NVT4857UKAZ
NXP Semiconductors
-
TCA8418RTWR
Texas Instruments
-
PCA9546APWR
Texas Instruments
-
MD0100N8-G
Microchip Technology
-
PCA9548APW,118
NXP Semiconductors
-
PCA9540BDP,118
NXP Semiconductors
-
PCA9548APWR
Texas Instruments
-
PCA9546APW,118
NXP Semiconductors
-
PTN3360DBS,518
NXP Semiconductors
-
PCA9546ABS,118
NXP Semiconductors
-
PCA9518PWR
Texas Instruments
-
PCA9545APW,118
NXP Semiconductors
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
