Analog Devices Inc./Maxim Integrated DS80C310-QNG
- Part No.:
- DS80C310-QNG
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Category:
- Microcontrollers
- Package:
- 44-LCC (J-Lead)
- Datasheet:
-
DS80C310-QNG.pdf
- Description:
- IC MCU 8BIT ROMLESS 44PLCC
- Quantity:
- Payment:

- Shipping:

Inventory:1,716
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
DS80C310-QNG from Maxim Integrated is a high-speed, 8051-compatible CMOS microcontroller designed for industrial embedded control. It executes 8051 instructions 1.5×–3× faster than standard 80C32 at same crystal frequency, supports up to 25MHz crystal (62.5MHz apparent execution), features dual data pointers, variable MOVX timing (2–9 machine cycles), and operates across –40°C to +85°C.
For engineers reviewing the DS80C310-QNG datasheet, DS80C310-QNG pinout, DS80C310-QNG application, or DS80C310-QNG equivalent, this page delivers verified core architecture details, PLCC-44 pin mapping, real-world timing trade-offs for external memory interfacing, and drop-in upgrade paths from legacy 80C31/80C32 designs.
Technical Context
The DS80C310-QNG implements a 4-clock-per-machine-cycle core versus the legacy 12-clock 8051, eliminating dummy memory cycles and enabling single-cycle instruction execution in 160ns at 25MHz. Its dual DPTR (SFRs 82h–85h) and DPS bit (86h.0) accelerate block memory moves without code overhead.
Timer/counter operation defaults to 12-clock compatibility mode on reset but is individually configurable via CKCON bits (8Eh.3–8Eh.5) for 4-clock speed. MOVX access timing is software-adjustable (CKCON.2–CKCON.0) from 2 to 9 machine cycles to interface with diverse external RAM/peripherals without glue logic.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Core Architecture | 8051-compatible, 4-clock machine cycle (vs. 12-clock legacy), enabling 2.5× avg. speedup with same code/crystal |
| Max Crystal Frequency | 25MHz - yields ~62.5MHz apparent instruction throughput; supports DC-to-25MHz operation |
| Execution Speed | Single-cycle instruction in 160ns at 25MHz; peak 6.25 MIPS |
| On-chip RAM | 256 bytes scratchpad RAM - no on-chip ROM; requires external program memory |
| MOVX Timing Control | Configurable 2–9 machine cycles via CKCON.2–CKCON.0 - enables direct interface to slow peripherals (e.g., LCD, UART) without wait-state logic |
| Operating Temperature | –40°C to +85°C - qualified for industrial environments; matches DS80C310-QNG ordering spec |
| Power Modes | Active (30mA @25MHz), Idle (15mA), Stop (1µA) - stop mode exits on INT2–INT5 edge triggers with 65,536-clock stabilization delay |
Pinout & Package
DS80C310-QNG is housed in a 44-pin Plastic Leaded Chip Carrier (PLCC) package with J-lead configuration, compatible with industry-standard PLCC-44 sockets and reflow profiles. Pin 1 is marked by a notch on the package top edge.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| P1.0–P1.7 | Port 1 I/O with alternate functions | Primary bidirectional I/O; P1.0/P1.1 support Timer 2 I/O; P1.2–P1.7 provide five additional edge-triggered interrupts (INT2–INT5) |
| P3.0/P3.1 | Serial Port 0 I/O | Full-duplex UART interface: RXD0 (input), TXD0 (output); supports standard 8051 serial protocols |
| P3.2/P3.3 | External Interrupt Inputs | INT0 and INT1 - active-low, level-sensitive inputs compatible with legacy 8051 interrupt timing |
| P3.4/P3.5 | Timer External Inputs | T0 and T1 - accept external clock pulses or event edges for counter/timer operation |
| P3.6/P3.7 | Memory Strobes | WR (write strobe) and RD (read strobe) - control external data memory access timing; synchronized to ALE |
| XTAL1/XTAL2 | Crystal Oscillator Interface | Supports parallel-resonant AT-cut crystals up to 25MHz; XTAL1 accepts external clock source |
| P0.0–P0.7 | Multiplexed Address/Data Bus | AD0–AD7 - time-multiplexed low-order address and data; latched by ALE signal |
| P2.0–P2.7 | High-Order Address Bus | A8–A15 - outputs MSB of 16-bit external address during MOVX accesses; not usable as general I/O during memory ops |
| EA | External Access Enable | Must be tied LOW to force all program fetches from external ROM; no internal code memory |
| RST | Reset Input | Schmitt-triggered active-high input with internal pulldown; initiates 65,536-clock power-on reset sequence |
Key Features
| Feature | Design Value |
|---|---|
| Dual Data Pointer (DPTR/DPTR1) | Reduces block memory move overhead by eliminating address reloads; toggled via DPS bit (SFR 86h.0) in one instruction |
| Variable MOVX Timing | Software-selectable 2–9 machine cycle access (CKCON.2–CKCON.0) enables seamless interface to both fast SRAM and slow peripherals like LCD controllers |
| Timer Rate Select | Individual 4-/12-clock mode selection per timer (CKCON.3–CKCON.5) preserves legacy baud rates while enabling high-speed timing when needed |
| Extended Interrupt Set | 10 total sources (6 external: INT0–INT5) with two priority levels; new INT2–INT5 are edge-triggered and wake from stop mode |
| Stop Mode Power Management | 1µA typical ICC in stop mode; resumes on INT2–INT5 edges with built-in 65,536-clock crystal stabilization and 100-cycle software delay requirement |
Applications
| Industrial PLC I/O Module | Legacy 8051 System Upgrade |
|---|---|
Use Scenario: Real-time monitoring and control of sensors/actuators in factory automation cabinets with temperature extremes. IC Role / Device Role / Timing Role: Main controller executing ladder logic scans and serial Modbus RTU communication at 9.6–115.2 kbps. Use Value: DS80C310-QNG's –40°C to +85°C rating and 25MHz crystal support ensure deterministic scan times under thermal stress; dual DPTR accelerates register mapping updates. | Use Scenario: Drop-in replacement for aging 80C32-based medical device controllers requiring extended lifecycle support. IC Role / Device Role / Timing Role: Pin- and instruction-compatible MCU handling front-panel UI, EEPROM logging, and RS-232 diagnostics. Use Value: DS80C310-QNG delivers 2.5× faster firmware execution without code changes; MOVX stretch avoids redesigning external memory timing circuits. |
| Smart Energy Meter Interface | Automated Test Equipment (ATE) Controller |
Use Scenario: Isolated communication bridge between metrology ICs (e.g., ADE7878) and host MCU in ANSI C12.19-compliant meters. IC Role / Device Role / Timing Role: SPI/I²C master interfacing to ADCs and UART gateway to optical port or RF module. Use Value: DS80C310-QNG's configurable MOVX timing accommodates slow optocoupler-isolated UART lines; stop mode reduces standby power during meter sleep cycles. | Use Scenario: Embedded sequencer controlling relay matrices, DMM backplanes, and calibration DACs in benchtop ATE systems. IC Role / Device Role / Timing Role: Deterministic real-time scheduler managing multi-channel stimulus/response sequences with µs-level jitter tolerance. Use Value: DS80C310-QNG's 160ns single-cycle instruction and programmable timers enable precise pulse generation and timestamp capture without external logic. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 8051-compatible microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| DS80C320-QNG | Includes additional peripherals: watchdog timer, power-fail interrupt, enhanced serial port (multiprocessor mode), and more SFRs; same PLCC-44 package and –40°C to +85°C rating | Required for designs needing hardware watchdog supervision or multiprocessor UART addressing; not drop-in due to extra SFRs and reset behavior differences | Select DS80C320-QNG only if enhanced peripherals are actively used; DS80C310-QNG remains optimal for cost-sensitive, minimal-peripheral upgrades |
| AT89C51RC2-RLTUM | 8051 core with 32kB Flash, 1.25kB RAM, ISP capability; operates up to 60MHz but uses 12-clock architecture; PLCC-44 package, –40°C to +85°C | Requires Flash programming infrastructure and code adaptation for ISP; lacks dual DPTR and MOVX stretch; higher integration but lower instruction efficiency | Choose AT89C51RC2-RLTUM for field-upgradable firmware needs; DS80C310-QNG preferred when maximizing legacy code performance without Flash management overhead |
Compared with DS80C320-QNG, DS80C310-QNG offers streamlined peripheral set and lower cost for basic 8051 upgrades; versus AT89C51RC2-RLTUM, it delivers superior instruction throughput and external memory flexibility but requires external ROM and lacks in-system programming.
Availability
DS80C310-QNG is available at Aetrix Electronics and suitable for industrial control systems, legacy equipment modernization, smart metering interfaces, and automated test equipment requiring stable component supply across extended temperature ranges.
Supply support for DS80C310-QNG includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Maxim Integrated (now part of Analog Devices) is a semiconductor company specializing in high-performance analog, mixed-signal, and digital ICs for industrial, communications, and computing applications.
The DS80C310-QNG belongs to Maxim's high-speed 8051 microcontroller family, engineered to deliver pin- and code-compatible performance uplift for legacy 80C31/80C32 systems operating in harsh environments.
FAQ
What is the maximum crystal frequency supported by the DS80C310-QNG?
The DS80C310-QNG supports a maximum crystal frequency of 25MHz, as specified in the Ordering Information table and confirmed in the General Description. This enables an apparent instruction execution rate of approximately 62.5MHz (2.5× speedup over legacy 8051). Operation is guaranteed from DC to 25MHz, and the device is fully static - meaning it halts cleanly at 0Hz without loss of state.
Is the DS80C310-QNG pin-compatible with standard 80C32 devices?
Yes, the DS80C310-QNG is explicitly pin-compatible with the 80C32 in PLCC-44 packaging, as stated in the General Description and Compatibility section. All I/O, control, and power pins map identically, allowing direct socket replacement in existing 80C32 designs. However, timing-critical code may require adjustment due to the DS80C310-QNG's faster instruction execution and configurable MOVX timing.
How does the dual data pointer (DPTR) function in the DS80C310-QNG?
The DS80C310-QNG implements two independent 16-bit data pointers: DPTR (SFRs 82h/83h) and DPTR1 (SFRs 84h/85h). The DPS bit (SFR 86h.0) selects the active pointer. Toggling DPS enables rapid switching between source and destination addresses during block memory moves, eliminating the need to save/restore addresses in registers or RAM - a key optimization for DMA-like operations in 8051 firmware.
What is the purpose of the MOVX timing stretch feature in the DS80C310-QNG?
MOVX timing stretch in the DS80C310-QNG allows software to configure external data memory access duration from 2 to 9 machine cycles via CKCON.2–CKCON.0. This eliminates external wait-state logic by adapting to varying peripheral speeds - e.g., using 2 cycles for fast SRAM and 9 cycles for slow LCD controllers - while maintaining full 8051 instruction compatibility and deterministic bus timing.
Does the DS80C310-QNG include on-chip program memory?
No, the DS80C310-QNG contains no on-chip ROM or Flash memory, as confirmed in the Memory Access section. It relies entirely on external program memory accessed via the multiplexed P0 address/data bus and P2 high-order address lines. The EA pin must be tied LOW to enable external code fetches, and the device requires external ROM or EPROM for program storage.
DS80C310-QNG Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Package/Case:
- 44-LCC (J-Lead)
- Series:
- 80C
- Packaging:
- Tube
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Core Processor:
- 8051
- Core Size:
- 8-Bit
- Speed:
- 25MHz
- Connectivity:
- EBI/EMI, SIO, UART/USART
- Peripherals:
- Brown-out Detect/Reset, POR
- Number of I/O:
- 32
- Program Memory Size:
- -
- Program Memory Type:
- ROMless
- EEPROM Size:
- -
- RAM Size:
- 256 x 8
- Voltage - Supply (Vcc/Vdd):
- 4.5V ~ 5.5V
- Data Converters:
- -
- Oscillator Type:
- External
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
DS80C310-QNG FAQ
1.How can I place an order for DS80C310-QNG through Aetrix?
Please submit a Request for Quotation (RFQ) for DS80C310-QNG on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for DS80C310-QNG reliable?
The price and inventory of DS80C310-QNG are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for DS80C310-QNG is usually 5 days.
3.What payment methods are accepted for DS80C310-QNG?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for DS80C310-QNG transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for DS80C310-QNG?
DS80C310-QNG orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your DS80C310-QNG order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for DS80C310-QNG?
For technical support, including DS80C310-QNG datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your DS80C310-QNG requirements.
6.How does Aetrix verify that DS80C310-QNG is sourced from the original manufacturer or authorized distributors?
All DS80C310-QNG products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that DS80C310-QNG meets industry standards.
7.What is the process for return or replacement of DS80C310-QNG?
All DS80C310-QNG units undergo pre-shipment inspection (PSI). If there is an issue with DS80C310-QNG, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The DS80C310-QNG part is unused and in its original packaging.
Return procedure for DS80C310-QNG:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
DS80C310-QNG Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

.jpg)