Analog Devices Inc./Maxim Integrated DS80C320-QCG+
- Part No.:
- DS80C320-QCG+
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Category:
- Microcontrollers
- Package:
- 44-LCC (J-Lead)
- Datasheet:
-
DS80C320-QCG+.pdf
- Description:
- IC MCU 8BIT ROMLESS 44PLCC
- Quantity:
- Payment:

- Shipping:

Inventory:246
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
DS80C320-QCG+ from Maxim Integrated is a high-speed, 80C32-compatible 8-bit microcontroller with 4-clock-per-machine-cycle architecture, 256 bytes of on-chip RAM, three 16-bit timer/counters, and dual full-duplex hardware serial ports. It operates at up to 25MHz (0°C to +70°C), supports external 64kB ROM/RAM addressing, and integrates power-fail reset, programmable watchdog timer, and early-warning power-fail interrupt for industrial control and embedded instrumentation.
For engineers reviewing the DS80C320-QCG+ datasheet, DS80C320-QCG+ pinout, DS80C320-QCG+ application, or DS80C320-QCG+ equivalent, key selection considerations include its 44-pin PLCC package, 25MHz max clock speed at commercial temperature range, dual DPTR support for accelerated memory moves, variable MOVX stretch timing (2–9 machine cycles), and pin compatibility with legacy 80C32 designs in PLCC format.
Technical Context
The DS80C320-QCG+ implements a redesigned 8051 core eliminating wasted clock and memory cycles, delivering 2.5× average instruction execution speed versus standard 80C32 at identical crystal frequency. Its architecture decouples instruction timing (4 clocks/machine cycle) from default timer operation (12 clocks/cycle on reset), preserving backward compatibility for baud rate and timing-critical firmware.
It features two independent UARTs-Serial Port 0 (P3.0/P3.1) and Serial Port 1 (P1.2/P1.3)-with separate SFRs (SCON0/SCON1, SBUF0/SBUF1), and supports flexible off-chip data memory access via programmable MOVX stretch (CKCON.2–0) and dual data pointers (DPTR0 at 82h/83h, DPTR1 at 84h/85h, DPS at 86h.0).
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Core Architecture | 80C32-compatible 8-bit CPU with 4-clock machine cycle (vs. 12-clock in legacy 80C32) |
| Max Clock Speed | 25MHz at 0°C to +70°C - enables single-cycle instructions in 160ns |
| On-Chip RAM | 256 bytes scratchpad RAM - no external RAM required for basic stack/data storage |
| Memory Addressing | 64kB program space (ROM) + 64kB data space (RAM/peripherals) - uses P0 (AD0–AD7) and P2 (A8–A15) |
| Serial Interfaces | Two independent full-duplex UARTs - SP0 (P3.0/P3.1) and SP1 (P1.2/P1.3), each with dedicated SFRs |
| Timer/Counter Resources | Three 16-bit timers/counters - Timer 0, Timer 1, and Timer 2 with capture/reload capability on P1.0/P1.1 |
| Interrupt Sources | 13 total interrupts - six external (INT0–INT5), seven internal (serial, timer, power-fail) |
| Power Supply Range | 4.25V to 5.5V - direct drop-in replacement for 5V 80C32 systems without level-shifting |
Pinout & Package
DS80C320-QCG+ is housed in a 44-pin Plastic Leaded Chip Carrier (PLCC) package with J-lead configuration, pin-compatible with standard 80C32 PLCC variants and suitable for surface-mount reflow assembly.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC (Pin 22,23) | Power supply input | +5V digital supply - supports 4.25V–5.5V operation; no external regulator needed for 5V systems |
| GND (Pin 10) | Digital ground reference | Common return path for all digital I/O and core logic - must be low-impedance connection |
| RST (Pin 20) | Active-high reset input | Schmitt-triggered input with internal pulldown - eliminates need for external RC network at power-up |
| XTAL1 (Pin 21), XTAL2 (Pin 22) | Clock oscillator interface | Supports parallel-resonant AT-cut crystals up to 25MHz or external CMOS clock source at XTAL1 |
| P0.0–P0.7 (AD0–AD7, Pins 32–39) | Multiplexed address/data bus | Provides lower 8 bits of address during ALE high; transitions to bidirectional data bus when ALE falls |
| P1.0–P1.7 (Pins 2–9, 40–44) | General-purpose I/O with alternate functions | Includes T2/T2EX (P1.0/P1.1), RXD1/TXD1 (P1.2/P1.3), and INT2–INT5 (P1.4–P1.7) |
| P2.0–P2.7 (A8–A15, Pins 24–31) | Upper address bus output | Supplies A8–A15 during external memory access - value latched internally for MOVX @Ri operations |
| P3.0–P3.7 (Pins 11,13–19,5,7–13) | Multi-function I/O port | Provides RXD0/TXD0 (P3.0/P3.1), INT0/INT1 (P3.2/P3.3), T0/T1 (P3.4/P3.5), WR/RD (P3.6/P3.7) |
| EA (Pin 35) | External access enable | Must be tied LOW to disable on-chip ROM and enable external program memory access |
| N.C. (Pins 12,34,6,28,39) | No-connect terminals | Reserved for future family expansion - must remain unconnected per datasheet guidance |
Key Features
| Feature | Design Value |
|---|---|
| Dual Data Pointer (DPTR0/DPTR1) | Reduces 64-byte block memory move cycles from 1869 to 1097 at 25MHz - eliminates address save/restore overhead |
| Programmable MOVX Stretch (CKCON.2–0) | Configures external data memory access from 2 to 9 machine cycles - enables mixed-speed peripheral interfacing without glue logic |
| Power-Fail Detection & Reset | Generates early-warning interrupt before VCC drops below 4.25V and asserts hardware reset below threshold - prevents corrupted writes |
| Programmable Watchdog Timer | Independent timeout counter with software-selectable period - recovers hung firmware without external components |
| Second Hardware UART (SP1) | Full-duplex serial port on P1.2/P1.3 with dedicated SCON1/SBUF1 registers - enables simultaneous host/modem and sensor comms |
| Timer Speed Select (CKCON.3–5) | Per-timer control to run at 4- or 12-clock cycle mode - preserves legacy baud rates while enabling faster timing where needed |
Applications
| Industrial PLC I/O Module | Legacy System Upgrade Platform |
|---|---|
Use Scenario: Real-time monitoring and control of discrete sensors/actuators in factory automation cabinets with RS-485 fieldbus connectivity. IC Role / Device Role / Timing Role: Primary controller executing ladder logic scans, managing dual UARTs for master/slave Modbus RTU communication, and servicing 13 interrupt sources including edge-triggered inputs. Use Value: 2.5× faster scan cycle vs. 80C32 allows higher I/O density and tighter control loop timing within same PCB footprint and firmware structure. | Use Scenario: Drop-in replacement for aging 80C32-based medical device controllers requiring extended lifecycle support and improved reliability. IC Role / Device Role / Timing Role: Pin- and code-compatible upgrade providing identical register map and instruction set, with enhanced power-fail handling and watchdog supervision. Use Value: Eliminates redesign effort while adding fail-safe features - power-fail interrupt enables graceful shutdown; programmable watchdog prevents undetected lockups. |
| Multi-Protocol Communication Gateway | Embedded Test Instrument Controller |
Use Scenario: Protocol translation between RS-232 diagnostic port (SP0) and RS-485 field network (SP1) in smart energy meters and grid edge devices. IC Role / Device Role / Timing Role: Dual UART controller with independent baud rate generation (Timer 1 for SP0, Timer 1 for SP1), supporting concurrent asynchronous streams at different speeds. Use Value: Hardware separation of serial channels avoids software polling overhead - enables deterministic latency for time-critical metering data transmission. | Use Scenario: On-board control of analog stimulus/response sequencing in portable calibration equipment with LCD display and keypad interface. IC Role / Device Role / Timing Role: System-on-chip managing GPIO-driven display segments, ADC sampling triggers, and serial debug output - leveraging dual DPTR for fast waveform buffer transfers. Use Value: MOVX stretch tuning (CKCON) allows direct interface to slow LCD controllers and fast SRAM without external wait-state generators. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 8-bit microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| DS80C320-MCG+ | 40-pin PDIP package, identical electrical specs and feature set - differs only in package and thermal characteristics | Suitable for through-hole prototyping or legacy board rework where PLCC footprint is unavailable | Select DS80C320-MCG+ when manual soldering, breadboarding, or DIP socket compatibility is required |
| DS80C320-ECL+ | 44-pin TQFP package, 33MHz max clock, extended -40°C to +85°C temperature range - same core and peripherals | Required for high-reliability industrial or automotive-adjacent environments needing wider temp range and finer pitch SMT | Choose DS80C320-ECL+ for production designs targeting extended temperature operation and modern TQFP assembly lines |
Compared with DS80C320-QCG+, DS80C320-MCG+ offers identical functionality in a through-hole package for ease of evaluation, while DS80C320-ECL+ provides higher speed and extended temperature range in a space-efficient TQFP - both retain full 80C32 software and pin compatibility but differ in mechanical implementation and environmental rating.
Availability
DS80C320-QCG+ is available at Aetrix Electronics and suitable for industrial control systems, legacy embedded upgrades, multi-protocol gateways, and test instrumentation requiring stable component supply, long-term manufacturability, and RoHS-compliant sourcing.
Supply support for DS80C320-QCG+ includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Maxim Integrated (now part of Analog Devices) is a semiconductor company specializing in precision analog, mixed-signal, and high-reliability microcontrollers for industrial, medical, and communications applications.
The DS80C320-QCG+ belongs to Maxim's high-speed 8051-compatible microcontroller product line, designed to deliver 2.5× performance uplift over legacy 80C32 while maintaining full software and pin compatibility for cost-sensitive industrial upgrades.
FAQ
Is DS80C320-QCG+ pin-compatible with standard 80C32 microcontrollers?
Yes, DS80C320-QCG+ is fully pin-compatible with the 80C32 in the 44-pin PLCC package. All I/O pins, control signals (RST, EA, PSEN, ALE), and oscillator connections match exactly. External memory interface timing differs due to the 4-clock architecture, but pin mapping and default reset behavior preserve drop-in usability for most existing 80C32 designs.
What is the maximum operating frequency of DS80C320-QCG+ and how does it affect instruction timing?
The DS80C320-QCG+ supports a maximum crystal frequency of 25MHz across the 0°C to +70°C commercial temperature range. At this speed, single-cycle instructions execute in 160ns (4 clocks), delivering an average 2.5× speed improvement over the 12-clock 80C32. Timer peripherals default to 12-clock mode on reset for backward compatibility but can be reconfigured to 4-clock mode via CKCON register bits.
Does DS80C320-QCG+ include on-chip program memory or require external ROM?
DS80C320-QCG+ contains no on-chip program memory and requires external ROM or Flash for code storage. The EA pin must be tied LOW to enable external program memory access. It supports up to 64kB of external program space using P0 (AD0–AD7) and P2 (A8–A15), with PSEN controlling ROM chip enable - consistent with standard 80C32 memory mapping.
How does the dual data pointer (DPTR0/DPTR1) in DS80C320-QCG+ improve memory transfer efficiency?
The DS80C320-QCG+ implements two independent 16-bit data pointers (DPTR0 at SFR 82h/83h, DPTR1 at 84h/85h) selected via DPS bit (86h.0). This eliminates software overhead of saving/restoring addresses during block moves: a 64-byte transfer requires 1097 machine cycles with dual DPTR versus 1869 with single DPTR at 25MHz - a 41% reduction in execution time.
Can DS80C320-QCG+ interface directly with slow peripherals like LCD controllers without external wait-state logic?
Yes, DS80C320-QCG+ supports variable-speed MOVX execution via the CKCON register (bits 2–0), allowing data memory access to be stretched from 2 to 9 machine cycles. This enables direct connection to slow peripherals such as character LCDs or legacy UARTs without glue logic - the stretch value is software-configurable and can be changed dynamically based on the target device's response time.
DS80C320-QCG+ Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Package/Case:
- 44-LCC (J-Lead)
- Series:
- 80C
- Packaging:
- Tube
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- 8051
- Core Size:
- 8-Bit
- Speed:
- 25MHz
- Connectivity:
- EBI/EMI, SIO, UART/USART
- Peripherals:
- Power-Fail Reset, WDT
- Number of I/O:
- 32
- Program Memory Size:
- -
- Program Memory Type:
- ROMless
- EEPROM Size:
- -
- RAM Size:
- 256 x 8
- Voltage - Supply (Vcc/Vdd):
- 4.5V ~ 5.5V
- Data Converters:
- -
- Oscillator Type:
- External
- Operating Temperature:
- 0°C ~ 70°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
DS80C320-QCG+ FAQ
1.How can I place an order for DS80C320-QCG+ through Aetrix?
Please submit a Request for Quotation (RFQ) for DS80C320-QCG+ on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for DS80C320-QCG+ reliable?
The price and inventory of DS80C320-QCG+ are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for DS80C320-QCG+ is usually 5 days.
3.What payment methods are accepted for DS80C320-QCG+?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for DS80C320-QCG+ transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for DS80C320-QCG+?
DS80C320-QCG+ orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your DS80C320-QCG+ order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for DS80C320-QCG+?
For technical support, including DS80C320-QCG+ datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your DS80C320-QCG+ requirements.
6.How does Aetrix verify that DS80C320-QCG+ is sourced from the original manufacturer or authorized distributors?
All DS80C320-QCG+ products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that DS80C320-QCG+ meets industry standards.
7.What is the process for return or replacement of DS80C320-QCG+?
All DS80C320-QCG+ units undergo pre-shipment inspection (PSI). If there is an issue with DS80C320-QCG+, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The DS80C320-QCG+ part is unused and in its original packaging.
Return procedure for DS80C320-QCG+:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
DS80C320-QCG+ Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

.jpg)