Analog Devices Inc./Maxim Integrated DS80C320-QNG
- Part No.:
- DS80C320-QNG
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Category:
- Microcontrollers
- Package:
- 44-LCC (J-Lead)
- Datasheet:
-
DS80C320-QNG.pdf
- Description:
- IC MCU 8BIT ROMLESS 44PLCC
- Quantity:
- Payment:

- Shipping:

Inventory:4,074
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
DS80C320-QNG from Maxim Integrated is a high-speed, 80C32-compatible 8-bit microcontroller with 4-clock-per-machine-cycle architecture, 256 bytes of on-chip RAM, three 16-bit timer/counters, and dual full-duplex hardware serial ports. It operates from 4.25V to 5.5V at up to 25MHz (–40°C to +85°C), delivering ~2.5× speed improvement over standard 80C32 in real-world code-ideal for industrial control upgrades requiring deterministic timing and legacy 8051 software compatibility.
For engineers reviewing the DS80C320-QNG datasheet, DS80C320-QNG pinout, DS80C320-QNG application, or DS80C320-QNG equivalent, key selection considerations include its PLCC-44 package, programmable MOVX memory access stretch (2–9 cycles), dual data pointer for accelerated block moves, power-fail reset/interrupt, and watchdog timer-features critical for robust embedded systems where reliability, timing predictability, and drop-in 80C32 replacement are required.
Technical Context
The DS80C320-QNG implements a redesigned 8051 core eliminating wasted clock cycles: all instructions execute in 4–28 oscillator cycles (vs. 12–48 in legacy 80C32), with 159 opcodes achieving 3× speedup. Its dual-data-pointer architecture (DPTR0 at 82h/83h, DPTR1 at 84h/85h, selected via DPS bit at 86h) enables single-instruction pointer switching during memory block transfers.
Peripheral timing is decoupled from CPU speed: timers default to 12-clock-per-cycle operation post-reset for backward baud rate compatibility, but CKCON register (8Eh) allows per-timer reconfiguration to 4-clock mode. MOVX access timing is independently adjustable via CKCON[2:0], supporting mixed-speed memory/peripherals without glue logic.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Core Architecture | 80C32-compatible 8-bit CPU with 4-clock-per-machine-cycle execution |
| Max Clock Speed | 25MHz at –40°C to +85°C operating range |
| On-Chip RAM | 256 bytes scratchpad RAM; no on-chip ROM |
| Timer/Counters | Three 16-bit timers/counters with configurable 4- or 12-clock timing modes |
| Serial Interfaces | Two independent full-duplex UARTs (Serial Port 0 on P3.0/P3.1; Serial Port 1 on P1.2/P1.3) |
| Interrupt Sources | 13 total interrupts, including six external (INT0–INT5), power-fail, and serial |
| Memory Addressing | 64kB program space (ROM) and 64kB data space (RAM) via multiplexed P0 + P2 address bus |
Pinout & Package
DS80C320-QNG is housed in a 44-pin Plastic Leaded Chip Carrier (PLCC) package with J-lead configuration, compatible with standard PLCC-44 sockets and reflow soldering profiles. Pin 1 is marked by a notch on the top-left corner when viewed from above with the notch oriented left.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| P1.2 / Pin 42 | Serial Port 1 Input (RXD1) | Hardware UART receive input for second serial channel; eliminates software bit-banging overhead |
| P1.3 / Pin 43 | Serial Port 1 Output (TXD1) | Hardware UART transmit output for second serial channel; supports simultaneous dual-protocol communication |
| P3.0 / Pin 11 | Serial Port 0 Input (RXD0) | Primary UART receive input; shares pin with standard 80C32 for seamless migration |
| P3.1 / Pin 13 | Serial Port 0 Output (TXD0) | Primary UART transmit output; retains identical pin mapping and electrical behavior as 80C32 |
| RST / Pin 20 | Active-High Reset Input | Schmitt-triggered input with internal pulldown; supports wired-OR reset sources without external RC network |
| XTAL1 / Pin 21 | Crystal Oscillator Input | Accepts parallel-resonant AT-cut crystal or external clock source; defines system timing base |
| XTAL2 / Pin 22 | Crystal Oscillator Output | Drives crystal resonator; output amplitude and drive strength match 80C32 requirements |
| EA / Pin 35 | External Access Enable | Must be tied low to enable external program memory access; disables internal ROM (none present) |
Key Features
| Feature | Design Value |
|---|---|
| Dual Data Pointer (DPTR0/DPTR1) | Reduces 64-byte memory block move from 1869 to 1097 machine cycles (42% faster) by eliminating address save/restore overhead |
| Programmable MOVX Stretch (CKCON[2:0]) | Configures external data memory access from 2 to 9 machine cycles-enables direct interface to 120ns RAM or slow peripherals like LCD controllers |
| Power-Fail Detection & Interrupt | Generates early-warning interrupt before VCC drops below 4.25V, allowing safe state save and controlled shutdown |
| Programmable Watchdog Timer | Independent timeout circuit with software-selectable intervals prevents system lockup in unattended industrial environments |
| Second Hardware UART (Serial Port 1) | Full-duplex UART on P1.2/P1.3 with dedicated SCON1/SBUF1 registers-supports concurrent host/debug and fieldbus communication |
Applications
| Industrial PLC I/O Module | Legacy Equipment Controller Upgrade |
|---|---|
Use Scenario: Real-time monitoring and control of discrete sensors/actuators in factory automation cabinets with RS-485 fieldbus and local HMI. IC Role / Device Role / Timing Role: Primary controller executing ladder logic interpreter and managing dual UARTs-one for Modbus RTU master, one for local debug console. Use Value: 2.5× speedup enables tighter scan cycles; power-fail interrupt preserves last known I/O state during brownout; PLCC-44 simplifies socket-based field replacement. | Use Scenario: Retrofitting aging 80C32-based medical analyzers to extend service life while meeting updated safety and communication standards. IC Role / Device Role / Timing Role: Drop-in replacement MCU handling assay sequencing, thermal regulation, and dual-serial diagnostics (RS-232 to PC + USB-to-serial bridge). Use Value: Pin- and code-compatible with existing PCB; dual DPTR accelerates calibration data logging; watchdog ensures fail-safe shutdown during firmware updates. |
| Energy Meter Communication Hub | Smart Building BACnet Gateway |
Use Scenario: Aggregating pulse outputs from multiple kWh meters and transmitting encrypted consumption data via GPRS/LTE modem. IC Role / Device Role / Timing Role: Central data concentrator managing time-synchronized sampling, AES-128 encryption, and dual UART interfaces (meter side + modem side). Use Value: Second UART isolates modem traffic from meter polling; MOVX stretch accommodates slow crypto co-processor; -40°C to +85°C rating ensures outdoor enclosure operation. | Use Scenario: Translating between BACnet MS/TP (RS-485) and BACnet/IP (Ethernet) in HVAC control panels with limited board space. IC Role / Device Role / Timing Role: Protocol translation engine using one UART for MS/TP physical layer and second for Ethernet controller command interface. Use Value: Dual UARTs eliminate need for external bridge IC; PLCC-44 footprint fits legacy carrier boards; power-fail reset maintains BACnet device state during utility outages. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 8-bit microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| DS80C320-QCL | Same PLCC-44 package but rated for 33MHz max clock (vs. 25MHz); wider voltage tolerance not specified | Requires higher-grade crystal and faster external memory; suitable only if design needs >25MHz headroom | Select DS80C320-QCL only when verified timing margins support 33MHz operation under worst-case temperature/voltage |
| DS80C323-QND | Identical PLCC-44 pinout and feature set but operates from 2.7V to 5.5V; max clock 18MHz | Enables battery-powered or mixed-voltage systems; lower speed limits high-throughput serial use cases | Choose DS80C323-QND when supply voltage may dip below 4.25V or when ultra-low-power sleep modes are required |
Compared with DS80C320-QNG, DS80C320-QCL offers higher clock headroom at the cost of stricter timing validation, while DS80C323-QND trades speed for wider voltage range-making DS80C320-QNG the optimal balance of performance, ruggedness, and drop-in compatibility for industrial 5V systems.
Availability
DS80C320-QNG is available at Aetrix Electronics and suitable for industrial PLC I/O modules, legacy equipment controller upgrades, energy meter communication hubs, and smart building BACnet gateways requiring stable component supply across extended temperature ranges and long production lifecycles.
Supply support for DS80C320-QNG includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Maxim Integrated (now part of Analog Devices) designs precision analog, mixed-signal, and high-reliability semiconductor solutions for industrial, medical, and communications markets.
The DS80C320-QNG belongs to Maxim's high-speed 8051 microcontroller family, engineered specifically to deliver deterministic real-time performance and seamless migration paths for legacy 80C32-based systems in harsh environments.
FAQ
What is the maximum operating frequency of the DS80C320-QNG?
The DS80C320-QNG is rated for a maximum crystal frequency of 25MHz across its full operating temperature range of –40°C to +85°C. This yields an effective instruction throughput of approximately 82.5 million instructions per second (MIPS) due to its 4-clock-per-cycle architecture. The DS80C320-QNG datasheet specifies this limit under worst-case voltage (4.25V) and temperature conditions, ensuring reliable timing margin for industrial applications.
Does the DS80C320-QNG include on-chip flash or ROM memory?
No, the DS80C320-QNG does not contain any on-chip program memory (ROM or flash). It is a ROMless variant that relies entirely on external program memory accessed via the multiplexed P0 address/data bus and P2 address bus. The DS80C320-QNG does include 256 bytes of on-chip scratchpad RAM. External program memory is enabled by tying the EA pin (Pin 35) low, as confirmed in the DS80C320-QNG pin description and ordering information tables.
How does the dual data pointer in the DS80C320-QNG improve memory transfer performance?
The DS80C320-QNG implements two independent 16-bit data pointers (DPTR0 at SFR 82h/83h and DPTR1 at 84h/85h), selected via the DPS bit (bit 0 of SFR 86h). This allows the DS80C320-QNG to maintain separate source and destination addresses during block memory moves without software-managed register saves. As demonstrated in the DS80C320-QNG user guide, a 64-byte move executes in 1097 machine cycles instead of 1869-reducing execution time by 42% and eliminating 12 cycles per loop iteration compared to single-DPTR implementations.
Can the DS80C320-QNG replace a standard 80C32 in an existing design without hardware changes?
Yes, the DS80C320-QNG is pin-compatible and instruction-set-compatible with the standard 80C32 in the same PLCC-44 package, making it a drop-in replacement for most designs. However, engineers must verify external memory timing-faster execution may require faster RAM or adjustment of MOVX stretch settings (CKCON[2:0]). Also, the DS80C320-QNG's power-fail reset and watchdog features require connecting VCC monitoring and WDI/WDO pins per the DS80C320-QNG datasheet, which are not present on legacy 80C32 devices.
What is the function of the MOVX stretch feature in the DS80C320-QNG?
MOVX stretch in the DS80C320-QNG controls the number of machine cycles used for external data memory read/write operations, configurable from 2 to 9 cycles via bits CKCON[2:0]. This allows the DS80C320-QNG to interface directly with both fast SRAM (e.g., 120ns) and slow peripherals (e.g., LCD controllers) without external wait-state logic. On reset, the DS80C320-QNG defaults to 3-cycle MOVX (CKCON = 0x02), providing backward compatibility with existing 80C32 memory subsystems while enabling optimization for specific external devices.
DS80C320-QNG Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Package/Case:
- 44-LCC (J-Lead)
- Series:
- 80C
- Packaging:
- Tube
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Core Processor:
- 8051
- Core Size:
- 8-Bit
- Speed:
- 25MHz
- Connectivity:
- EBI/EMI, SIO, UART/USART
- Peripherals:
- Power-Fail Reset, WDT
- Number of I/O:
- 32
- Program Memory Size:
- -
- Program Memory Type:
- ROMless
- EEPROM Size:
- -
- RAM Size:
- 256 x 8
- Voltage - Supply (Vcc/Vdd):
- 4.5V ~ 5.5V
- Data Converters:
- -
- Oscillator Type:
- External
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
DS80C320-QNG FAQ
1.How can I place an order for DS80C320-QNG through Aetrix?
Please submit a Request for Quotation (RFQ) for DS80C320-QNG on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for DS80C320-QNG reliable?
The price and inventory of DS80C320-QNG are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for DS80C320-QNG is usually 5 days.
3.What payment methods are accepted for DS80C320-QNG?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for DS80C320-QNG transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for DS80C320-QNG?
DS80C320-QNG orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your DS80C320-QNG order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for DS80C320-QNG?
For technical support, including DS80C320-QNG datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your DS80C320-QNG requirements.
6.How does Aetrix verify that DS80C320-QNG is sourced from the original manufacturer or authorized distributors?
All DS80C320-QNG products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that DS80C320-QNG meets industry standards.
7.What is the process for return or replacement of DS80C320-QNG?
All DS80C320-QNG units undergo pre-shipment inspection (PSI). If there is an issue with DS80C320-QNG, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The DS80C320-QNG part is unused and in its original packaging.
Return procedure for DS80C320-QNG:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
DS80C320-QNG Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

.jpg)