My Inquiry
My Account
Analog Devices Inc./Maxim Integrated DS80C390-FNR+
- Part No.:
- DS80C390-FNR+
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Category:
- Microcontrollers
- Package:
- 64-LQFP
- Datasheet:
-
DS80C390-FNR+.pdf
- Description:
- IC MCU 8BIT ROMLESS 64LQFP
- Quantity:
- Payment:
- Shipping:
Inventory:857
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
DS80C390-FNR+ from Maxim Integrated (now part of Analog Devices) is a high-speed 8051-compatible microcontroller featuring dual CAN 2.0B controllers, 4kB internal SRAM usable as program/data/stack memory, and execution at up to 100MHz apparent speed (40MHz crystal × 2.5× multiplier). It operates across –40°C to +85°C and is packaged in 64-pin LQFP. It targets real-time industrial control nodes requiring deterministic CAN communication and embedded processing.
For engineers reviewing the DS80C390-FNR+ datasheet, DS80C390-FNR+ pinout, DS80C390-FNR+ application, or DS80C390-FNR+ equivalent, key selection considerations include its dual-CAN 2.0B support with 15 message objects per controller, 4kB on-chip SRAM for zero-wait-state code execution, hardware math accelerator for 16/32-bit multiply/divide, and industrial-temperature LQFP packaging with multiplexed/nonmultiplexed memory interface flexibility.
Technical Context
The DS80C390-FNR+ implements a redesigned 4-clock-per-machine-cycle core-three times faster than standard 8051 at identical crystal frequency-enabling single-cycle instructions in 100ns at 40MHz. Its dual CAN 2.0B controllers operate independently with full message object management, supporting both standard (11-bit) and extended (29-bit) identifiers and protocols like DeviceNet™ and SDS.
Memory architecture includes user-selectable multiplexed or nonmultiplexed bus modes, 22-bit addressing for up to 4MB external memory, and optional 10-bit stack pointer. The integrated hardware math accelerator accelerates 16/32-bit multiply, divide, shift, normalization, and accumulate operations-critical for real-time control algorithms.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Core Architecture | 8051-compatible, 4-clock machine cycle (vs. legacy 12-clock), enabling 3× instruction throughput at same crystal frequency |
| Max Clock Frequency | 40MHz crystal input; internal frequency multiplier yields effective 100MHz execution speed |
| On-Chip Memory | 4kB SRAM usable as program, data, or stack memory-eliminates external ROM dependency for compact firmware |
| CAN Interfaces | Dual independent CAN 2.0B controllers, each with 15 configurable message objects and SIESTA low-power mode |
| Operating Temperature | –40°C to +85°C-qualified for industrial automation, HVAC, and agricultural equipment environments |
| I/O Ports | Five 8-bit bidirectional ports (P0–P5), with P5 dedicated to CAN0/CAN1 TX/RX and peripheral chip enables (PCE0–PCE3) |
| Power Modes | Active (80–150mA), Idle (40–75mA), and Stop (1–120µA) with optional bandgap-enabled retention (150–350µA) |
Pinout & Package
DS80C390-FNR+ is housed in a 64-pin LQFP (Leadless Quad Flat Package) with 0.5mm pitch, RoHS-compliant and lead-free. Thermal pad exposed on underside for enhanced heat dissipation in industrial ambient conditions.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC (Pins 8, 22, 40, 56) | Supply Voltage Input | +5V digital power rail; four pins reduce IR drop and improve noise immunity in high-current switching |
| GND (Pins 9, 25, 41, 57) | Digital Ground Reference | Four dedicated ground pins ensure stable reference and minimize ground bounce during CAN and serial I/O transitions |
| P5.0 / C0TX | CAN0 Transmit Output | Differential CAN bus driver output; requires external CAN transceiver (e.g., MAX3051) for physical layer compliance |
| P5.1 / C0RX | CAN0 Receive Input | Differential CAN bus receiver input; high-impedance, fault-tolerant input compatible with ISO 11898-2 signaling |
| P5.2 / C1RX | CAN1 Receive Input | Second CAN channel receive path-enables dual-bus topology (e.g., safety-critical + diagnostics networks) |
| P5.3 / C1TX | CAN1 Transmit Output | Second CAN channel transmit path-supports concurrent CAN traffic without CPU arbitration overhead |
| MUX (Pin 26) | Memory Interface Mode Select | Low = multiplexed AD0–AD7 address/data bus; High = demultiplexed A0–A7 + D0–D7-simplifies PCB layout for legacy or high-speed designs |
| EA (Pin 47) | External Access Enable | Must be hardwired to GND to disable external program memory fetch-forces execution from internal SRAM only |
Key Features
| Feature | Design Value |
|---|---|
| Dual CAN 2.0B Controllers | Each supports 15 message objects, standard/extended ID, DeviceNet™/SDS protocol stacks, and SIESTA low-power receive mode |
| Hardware Math Accelerator | Accelerates 16/32-bit multiply, divide, shift, and normalize-reduces PID loop computation time by >70% vs. software-only implementation |
| 4kB On-Chip SRAM | Configurable as program memory (XIP), data RAM, or stack space-enables secure, fast, and layout-simple boot-from-SRAM operation |
| Flexible Memory Interface | User-selectable multiplexed/nonmultiplexed bus, 22-bit addressing (4MB), and stretch-cycle control (MD2:0) for slow peripherals |
| Industrial Temperature Range | –40°C to +85°C operation with production-tested DC specs-ensures reliability in factory automation and outdoor equipment |
| Two Full-Duplex UARTs | Serial Port 0 (P3.0/P3.1) and Serial Port 1 (P1.2/P1.3 or relocated to P5.2/P5.3)-supports simultaneous debug, fieldbus, and host communication |
Applications
| Industrial Motion Control | Automated Harvesting Systems |
|---|---|
Use Scenario: Real-time coordination of servo drives, limit switches, and safety interlocks in CNC machinery or robotic arms. IC Role / Device Role / Timing Role: Primary controller executing motion profiles, managing dual-CAN network for drive synchronization and feedback, and handling emergency stop logic. Use Value: Deterministic 100MHz-equivalent execution ensures sub-100µs loop timing; dual CAN enables separate control (CAN0) and diagnostics (CAN1) buses without gateway latency. |
Use Scenario: Embedded node in GPS-guided tractors or combine harvesters monitoring grain flow, moisture, and header height. IC Role / Device Role / Timing Role: Sensor fusion hub aggregating analog/digital inputs, running real-time yield algorithms, and transmitting via CAN to fleet management systems. Use Value: 4kB internal SRAM allows local storage of calibration tables and firmware updates; industrial temp rating ensures operation in unconditioned cab environments. |
| HVAC Building Management | Medical Infusion Pumps |
Use Scenario: Distributed controller in rooftop units or VAV boxes regulating airflow, temperature, and CO₂ levels using BACnet/IP over CAN. IC Role / Device Role / Timing Role: Edge node managing local PID loops, communicating status and alarms over CAN backbone to central BMS. Use Value: Dual CAN supports redundant bus topology; hardware math accelerator enables precise multi-zone temperature compensation without external DSP. |
Use Scenario: Safety-critical dosing controller verifying motor position, pressure sensors, and occlusion detection before drug delivery. IC Role / Device Role / Timing Role: Fail-safe MCU executing watchdog-monitored infusion logic, logging events to internal SRAM, and reporting faults over CAN to nurse station. Use Value: Stop-mode current ≤120µA enables battery backup during AC loss; –40°C to +85°C range covers sterilization and clinical operating conditions. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-CAN microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| NXP S32K144HAT0MLHT | ARM Cortex-M4F core, 112MHz, single CAN FD (not CAN 2.0B), 512kB Flash, no internal SRAM for XIP | Requires external Flash for program storage; CAN FD offers higher bandwidth but lacks native CAN 2.0B compatibility | Choose for new designs needing CAN FD, security features (HSE), or AUTOSAR support-requires layout and firmware rework. |
| Infineon XC2267M-104F80L | TriCore™ 32-bit core, 80MHz, dual CAN 2.0B, 1MB Flash, 128kB RAM, no integrated math accelerator | Larger Flash/RAM but lacks hardware 32-bit multiply/divide acceleration; higher power in active mode (120mA typical) | Prefer when long-term Flash endurance (>100k cycles) or ASIL-B functional safety certification is required-no math coprocessor benefit for control loops. |
Compared with NXP S32K144HAT0MLHT and Infineon XC2267M-104F80L, DS80C390-FNR+ uniquely delivers 8051 software compatibility, 4kB XIP-capable SRAM, and hardware-accelerated 32-bit arithmetic-making it optimal for cost-sensitive, legacy-code-based industrial upgrades where CAN 2.0B interoperability and minimal BOM change are critical.
Availability
DS80C390-FNR+ is available at Aetrix Electronics and suitable for industrial motion control, automated harvesting systems, HVAC building management, medical infusion pumps, and factory automation requiring stable component supply across extended product lifecycles.
Supply support for DS80C390-FNR+ includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Maxim Integrated, now part of Analog Devices, designs precision analog, mixed-signal, and embedded processing solutions for industrial, medical, and automotive markets.
The DS80C390-FNR+ belongs to Maxim's high-speed 8051 microcontroller family, engineered specifically for deterministic real-time control in harsh environments where dual-CAN 2.0B networking, low-latency math, and industrial temperature resilience are mandatory.
FAQ
What is the maximum crystal frequency supported by the DS80C390-FNR+?
The DS80C390-FNR+ supports a maximum crystal frequency of 40MHz. With its internal frequency multiplier enabled, this yields an effective execution speed of approximately 100MHz-enabling single-cycle instructions in 100ns. The device also accepts external clock sources meeting tCHCX/tCLCX timing requirements (min 8ns high/low time).
Does the DS80C390-FNR+ require an external CAN transceiver?
Yes, the DS80C390-FNR+ integrates dual CAN 2.0B protocol controllers but not physical layer transceivers. Pins P5.0 (C0TX), P5.1 (C0RX), P5.2 (C1RX), and P5.3 (C1TX) connect directly to external CAN transceivers such as the MAX3051 or TJA1042 to achieve ISO 11898-2 compliance and bus fault tolerance.
How is memory configured on the DS80C390-FNR+?
The DS80C390-FNR+ provides 4kB of internal SRAM that can be dynamically allocated as program memory (XIP mode), data RAM, or stack space via SFR configuration. External memory access supports up to 4MB using 22-bit addressing, with user-selectable multiplexed or nonmultiplexed bus modes controlled by the MUX pin and P4CNT register.
What power modes does the DS80C390-FNR+ support, and what are their typical currents?
The DS80C390-FNR+ supports three power modes: Active (80–150mA at 40MHz), Idle (40–75mA), and Stop (1–120µA). In Stop mode with bandgap enabled, current rises to 150–350µA-retaining SRAM and register state while disabling clocks. All modes are entered via SFR writes and support wake-up from CAN, serial, or external interrupts.
Is the DS80C390-FNR+ pin-compatible with other devices in the DS80C390 family?
Yes, the DS80C390-FNR+ shares identical 64-pin LQFP pinout and signal mapping with DS80C390-FCR+, DS80C390-FCR, and DS80C390-FNR. Temperature grade (–40°C to +85°C) and RoHS compliance (+ suffix) are the only differences-enabling direct substitution in existing industrial designs without PCB revision.
DS80C390-FNR+ Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Package/Case:
- 64-LQFP
- Series:
- 80C
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- 8051
- Core Size:
- 8-Bit
- Speed:
- 40MHz
- Connectivity:
- CANbus, EBI/EMI, SIO, UART/USART
- Peripherals:
- Power-Fail Reset, WDT
- Number of I/O:
- 32
- Program Memory Size:
- -
- Program Memory Type:
- ROMless
- EEPROM Size:
- -
- RAM Size:
- 4K x 8
- Voltage - Supply (Vcc/Vdd):
- 3.85V ~ 5.5V
- Data Converters:
- -
- Oscillator Type:
- External
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
DS80C390-FNR+ FAQ
1.How can I place an order for DS80C390-FNR+ through Aetrix?
Please submit a Request for Quotation (RFQ) for DS80C390-FNR+ on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for DS80C390-FNR+ reliable?
The price and inventory of DS80C390-FNR+ are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for DS80C390-FNR+ is usually 5 days.
3.What payment methods are accepted for DS80C390-FNR+?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for DS80C390-FNR+ transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for DS80C390-FNR+?
DS80C390-FNR+ orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your DS80C390-FNR+ order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for DS80C390-FNR+?
For technical support, including DS80C390-FNR+ datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your DS80C390-FNR+ requirements.
6.How does Aetrix verify that DS80C390-FNR+ is sourced from the original manufacturer or authorized distributors?
All DS80C390-FNR+ products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that DS80C390-FNR+ meets industry standards.
7.What is the process for return or replacement of DS80C390-FNR+?
All DS80C390-FNR+ units undergo pre-shipment inspection (PSI). If there is an issue with DS80C390-FNR+, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The DS80C390-FNR+ part is unused and in its original packaging.
Return procedure for DS80C390-FNR+:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
DS80C390-FNR+ Tags
-
ATTINY4-TSHR
Microchip Technology
-
ATTINY10-TSHR
Microchip Technology
-
ATTINY10-TS8R
Microchip Technology
-
ATTINY202-SSNR
Microchip Technology
-
ATTINY202-SSFR
Microchip Technology
-
ATTINY402-SSNR
Microchip Technology
-
PIC16F15213T-I/MF
Microchip Technology
-
PIC16F15213-E/MF
Microchip Technology
-
PIC10F200T-I/OT
Microchip Technology
-
ATTINY412-SSNR
Microchip Technology
-
PIC10F202T-I/OT
Microchip Technology
-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
