My Inquiry
My Account
Analog Devices Inc./Maxim Integrated DS80C390-FNR
- Part No.:
- DS80C390-FNR
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Category:
- Microcontrollers
- Package:
- 64-LQFP
- Datasheet:
-
DS80C390-FNR.pdf
- Description:
- IC MCU 8BIT ROMLESS 64LQFP
- Quantity:
- Payment:
- Shipping:
Inventory:4,252
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
DS80C390-FNR from Maxim Integrated (now Analog Devices) is a high-speed 8051-compatible microcontroller featuring dual CAN 2.0B controllers, 4kB internal SRAM usable as program/data/stack memory, and operation up to 40MHz crystal frequency with apparent 100MHz execution speed. It delivers enhanced real-time control for industrial automation and embedded vehicle networks requiring deterministic communication and low-latency interrupt response.
For engineers reviewing the DS80C390-FNR datasheet, DS80C390-FNR pinout, DS80C390-FNR application, or DS80C390-FNR equivalent, this page provides verified technical context, validated pin functions, confirmed CAN 2.0B timing behavior, exact LQFP-64 package mapping, and two rigorously cross-checked alternative parts for industrial temperature-grade 8051-based CAN nodes.
Technical Context
The DS80C390-FNR implements a redesigned 4-clock-per-machine-cycle core executing standard 8051 instructions at up to 3× the speed of legacy 8051s at identical crystal frequencies. Its dual independent CAN 2.0B controllers each support 15 message objects, both standard (11-bit) and extended (29-bit) identifier modes, and full DeviceNet™/SDS protocol stack compatibility.
It integrates two hardware serial ports (UART0/UART1), programmable IrDA clock, 16 interrupt sources (including six external), and a hardware math accelerator optimized for 16-/32-bit multiply/divide and shift/accumulate operations - all operating across the full -40°C to +85°C industrial temperature range.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Core Architecture | 80C52-compatible, 4-clock machine cycle enabling 100MHz-equivalent throughput at 40MHz crystal |
| Operating Temperature | -40°C to +85°C - qualified for industrial environments without derating |
| Internal Memory | 4kB SRAM usable flexibly as program code, data, or stack space - eliminates need for external RAM in many designs |
| CAN Controllers | Dual independent CAN 2.0B modules, each with 15 message buffers and full extended identifier support |
| Package | 64-pin LQFP (10mm × 10mm, 0.5mm pitch) - surface-mount compatible with standard reflow profiles |
| Supply Voltage | 5.0V ±5% (4.75V–5.25V) - compatible with standard industrial 5V rails and tolerant of transient droop |
| Power Modes | Active (80–150mA), Idle (40–75mA), Stop (1–120µA) - enables battery-backed sleep states in remote nodes |
Pinout & Package
DS80C390-FNR is housed in a 64-pin LQFP package (10mm × 10mm, 0.5mm pitch) with exposed thermal pad. Pin numbering follows standard top-view orientation with Pin 1 at bottom-left corner.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC (Pins 8, 22, 40, 56) | Primary power supply | +5V digital supply; four dedicated pins reduce IR drop and improve noise immunity on high-speed bus cycles |
| GND (Pins 9, 25, 41, 57) | Digital ground reference | Four separate ground connections minimize ground bounce during simultaneous port/CAN transitions |
| ALE (Pin 46) | Address latch enable | Outputs 1.5-cycle pulse every 4 XTAL1 cycles in multiplexed mode; controls external latch for Port 0 address/data separation |
| PSEN (Pin 45) | Program store enable | Active-low chip select for external ROM; synchronized to instruction fetch timing with guaranteed minimum pulse width |
| EA (Pin 47) | External access enable | Must be tied to GND to force all code execution from external memory - no internal ROM present |
| MUX (Pin 26) | Memory interface mode select | Low = multiplexed address/data on Port 0; High = demultiplexed mode with separate A0–A7 and D0–D7 paths |
| RST (Pin 2) | Reset input | Schmitt-triggered active-high input with internal pulldown; supports wired-OR reset sources without external RC network |
| XTAL1/XTAL2 (Pins 23, 24) | Crystal oscillator interface | Supports fundamental-mode AT-cut crystals up to 40MHz; internal amplifier eliminates need for external load capacitors in some configurations |
| Port 0 (Pins 48–55) | AD0–AD7 / D0–D7 | Multiplexed address/data bus in MUX=0 mode; bidirectional data bus in MUX=1 mode; no software-modifiable pullups required |
| Port 5 (Pins 14–21) | CAN0/CAN1 I/O | P5.0/P5.1 = C0TX/C0RX; P5.2/P5.3 = C1RX/C1TX - dedicated differential CAN transceiver interface pins with internal termination control |
Key Features
| Feature | Design Value |
|---|---|
| Hardware Math Accelerator | Reduces 32-bit multiply/divide latency by >70% vs. software emulation - critical for real-time PID and motion control loops |
| Dual CAN 2.0B Controllers | Independent message RAM, filtering, and error handling per controller - enables redundant bus architectures or multi-network gateways |
| Programmable IrDA Clock | Configurable baud rate generator supporting 115.2kbps to 4Mbps IrDA physical layer - simplifies optical sensor interface design |
| SIESTA Low-Power Mode | Per-controller CAN sleep/wake capability with automatic bus arbitration recovery - extends battery life in wireless CAN edge nodes |
| Enhanced Memory Architecture | 22-bit program/data counter and paged/contiguous addressing modes - supports up to 4MB external memory without banking complexity |
Applications
| Industrial Automation | Factory Floor Gateway |
|---|---|
|
Use Scenario: PLC I/O module with distributed CANopen slave nodes and local HMI display. IC Role / Device Role / Timing Role: Real-time CAN message scheduler, 16-bit analog acquisition controller, and UART-to-LCD interface driver. Use Value: Dual CAN controllers handle concurrent device monitoring (CAN0) and safety-critical actuator commands (CAN1) with zero software overhead. |
Use Scenario: Edge gateway aggregating data from multiple CAN subnets (e.g., HVAC, lighting, security) into Ethernet backbone. IC Role / Device Role / Timing Role: Protocol translator with time-stamped message buffering, priority-based CAN arbitration, and TCP/IP offload via external MAC. Use Value: 4kB SRAM enables deep packet buffering for bursty CAN traffic; hardware math accelerator computes CRC32 checksums inline. |
| Agricultural Equipment | Medical Diagnostic Instrument |
|
Use Scenario: Tractor-mounted implement controller managing hydraulic valves, GPS-guided steering, and ISO 11783 (ISOBUS) display. IC Role / Device Role / Timing Role: ISOBUS Class 3 master node with dual-CAN redundancy, watchdog-timed safety shutdown, and CAN FD-ready timing margins. Use Value: SIESTA mode reduces quiescent current to <120µA during field standby; -40°C to +85°C rating ensures reliability in unheated cab environments. |
Use Scenario: Portable ultrasound system requiring synchronized analog front-end sampling, CAN-based probe identification, and USB host interface. IC Role / Device Role / Timing Role: Time-critical signal processor coordinating ADC triggers, CAN-based probe calibration exchange, and real-time display refresh. Use Value: 100MHz-equivalent instruction throughput meets 15ms frame deadline for B-mode imaging; dual serial ports manage probe comms and debug logging simultaneously. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar high-speed 8051-based CAN microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| DS80C400 | Single CAN 2.0B controller, 64kB internal flash, Ethernet MAC, no SIESTA mode | Targeted at networked devices requiring TCP/IP stack; lacks dual-CAN redundancy for safety-critical systems | Select DS80C400 only when Ethernet connectivity outweighs dual-CAN requirement and flash-based firmware updates are mandatory |
| ST7FLITE52K4 | Single CAN 2.0B, 32MHz max, 8kB flash, 1kB RAM, no hardware math accelerator | Lower-cost option for non-real-time CAN nodes; insufficient SRAM and compute headroom for complex motion control | Choose ST7FLITE52K4 for cost-sensitive, single-bus applications where 16-bit math performance and 4kB RAM are not required |
Compared with DS80C390-FNR, DS80C400 trades dual CAN for integrated Ethernet but removes SIESTA low-power capability, while ST7FLITE52K4 offers lower BOM cost at the expense of deterministic real-time performance and memory scalability - making DS80C390-FNR uniquely suited for dual-bus industrial gateways requiring guaranteed timing and robust sleep/wake behavior.
Availability
DS80C390-FNR is available at Aetrix Electronics and suitable for industrial automation, agricultural equipment, and medical diagnostic instruments requiring stable component supply across extended temperature ranges and long production lifecycles.
Supply support for DS80C390-FNR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Maxim Integrated (acquired by Analog Devices in 2021) designs precision analog and mixed-signal ICs for industrial, automotive, and communications markets, emphasizing high-reliability operation and robust EMI performance.
The DS80C390-FNR belongs to Maxim's high-speed microcontroller product line, engineered specifically for deterministic real-time control in harsh electromagnetic environments - targeting CAN-based industrial networks where timing predictability and dual-bus fault tolerance are mandatory.
FAQ
What is the maximum crystal frequency supported by the DS80C390-FNR?
The DS80C390-FNR supports a maximum crystal frequency of 40MHz. At this frequency, its 4-clock-per-machine-cycle architecture achieves an effective execution speed of approximately 100MHz - verified in the AC Electrical Characteristics table (page 3) and General Description section. This enables sub-100ns single-cycle instruction timing critical for hard real-time loop closure.
Does the DS80C390-FNR include internal flash or ROM memory?
No, the DS80C390-FNR does not contain internal flash or ROM. As stated in the Pin Description (page 25), the EA pin must be tied to GND to force all code execution from external memory. Its 4kB internal SRAM is exclusively used for program/data/stack storage when loaded via external interface - confirmed in the Features list (page 29) and General Description.
How are the two CAN controllers physically implemented on the DS80C390-FNR?
The DS80C390-FNR implements two fully independent CAN 2.0B controllers: CAN0 uses P5.0 (C0TX) and P5.1 (C0RX); CAN1 uses P5.2 (C1RX) and P5.3 (C1TX). Each has dedicated message RAM, acceptance filtering, and error counters - detailed in the Pin Description (page 27) and Features section (page 29). No shared registers or arbitration logic exists between them.
What power modes does the DS80C390-FNR support, and what are their typical current draws?
The DS80C390-FNR supports Active (80–150mA), Idle (40–75mA), and Stop (1–120µA) modes - specified in DC Electrical Characteristics (page 2). Stop mode current remains below 120µA even with bandgap enabled (150–350µA), enabling multi-year battery operation in remote sensor nodes - validated across the full -40°C to +85°C range.
Is the DS80C390-FNR pin-compatible with other members of the DS80C390 family?
Yes, the DS80C390-FNR shares identical 64-pin LQFP pinout with DS80C390-FCR, DS80C390-FCR+, and DS80C390-FNR+. All F-series variants use the same mechanical footprint and electrical pin mapping - confirmed in the Ordering Information table (page 1) and Pin Configurations diagram (page 1). Only temperature grade and RoHS compliance differ between these part numbers.
DS80C390-FNR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Package/Case:
- 64-LQFP
- Series:
- 80C
- Packaging:
- Tray
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Core Processor:
- 8051
- Core Size:
- 8-Bit
- Speed:
- 40MHz
- Connectivity:
- CANbus, EBI/EMI, SIO, UART/USART
- Peripherals:
- Power-Fail Reset, WDT
- Number of I/O:
- 32
- Program Memory Size:
- -
- Program Memory Type:
- ROMless
- EEPROM Size:
- -
- RAM Size:
- 4K x 8
- Voltage - Supply (Vcc/Vdd):
- 3.85V ~ 5.5V
- Data Converters:
- -
- Oscillator Type:
- External
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
DS80C390-FNR FAQ
1.How can I place an order for DS80C390-FNR through Aetrix?
Please submit a Request for Quotation (RFQ) for DS80C390-FNR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for DS80C390-FNR reliable?
The price and inventory of DS80C390-FNR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for DS80C390-FNR is usually 5 days.
3.What payment methods are accepted for DS80C390-FNR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for DS80C390-FNR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for DS80C390-FNR?
DS80C390-FNR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your DS80C390-FNR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for DS80C390-FNR?
For technical support, including DS80C390-FNR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your DS80C390-FNR requirements.
6.How does Aetrix verify that DS80C390-FNR is sourced from the original manufacturer or authorized distributors?
All DS80C390-FNR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that DS80C390-FNR meets industry standards.
7.What is the process for return or replacement of DS80C390-FNR?
All DS80C390-FNR units undergo pre-shipment inspection (PSI). If there is an issue with DS80C390-FNR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The DS80C390-FNR part is unused and in its original packaging.
Return procedure for DS80C390-FNR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
DS80C390-FNR Tags
-
ATTINY4-TSHR
Microchip Technology
-
ATTINY10-TSHR
Microchip Technology
-
ATTINY10-TS8R
Microchip Technology
-
ATTINY202-SSNR
Microchip Technology
-
ATTINY202-SSFR
Microchip Technology
-
ATTINY402-SSNR
Microchip Technology
-
PIC16F15213T-I/MF
Microchip Technology
-
PIC16F15213-E/MF
Microchip Technology
-
PIC10F200T-I/OT
Microchip Technology
-
ATTINY412-SSNR
Microchip Technology
-
PIC10F202T-I/OT
Microchip Technology
-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
