My Inquiry
My Account
Analog Devices Inc./Maxim Integrated DS8113-JNG+
- Part No.:
- DS8113-JNG+
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Category:
- Specialized
- Package:
- 28-TSSOP (0.173", 4.40mm Width)
- Datasheet:
-
DS8113-JNG+.pdf
- Description:
- IC INTERFACE SPECIALIZED 28TSSOP
- Quantity:
- Payment:
- Shipping:
Inventory:215
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
The DS8113-JNG+ from Maxim Integrated is a smart card analog front-end IC designed to interface microcontrollers with ISO 7816/EMV/GSM11-11 smart cards. It delivers programmable 1.8V/3V/5V card supply generation (up to 80mA at 5V), integrated ESD protection (8kV IEC), and ultra-low stop-mode current (<10nA), enabling use in battery-powered POS terminals and PIN pads.
For engineers reviewing the DS8113-JNG+ datasheet, DS8113-JNG+ pinout, DS8113-JNG+ application, or DS8113-JNG+ equivalent, this page provides verified technical context, real-world timing behavior (e.g., 50–220μs activation), confirmed voltage supervisor thresholds (VTH2 = 2.45V typ), and precise power consumption data for active and stop modes - all essential for EMV Level 1-compliant reader design.
Technical Context
The DS8113-JNG+ implements a dedicated internal sequencer for automatic card activation/deactivation, with deterministic timing windows (tACT = 50–220μs, tDEACT = 50–100μs) and 8ms PRES debounce. Its clock circuit supports external crystal (0–20MHz) or clock input, with selectable division (×1/2/4/8) via CLKDIV1/CLKDIV2 pins.
It features dual-supply operation: VDD (2.7–6.0V) powers host-side logic and level shifters, while VDDA ≥5.0V supplies the internal card-voltage generator. Fault detection includes short-circuit, overcurrent (120mA shutdown threshold), and thermal shutdown at +150°C, with emergency deactivation triggered by OFF pin assertion.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Digital Supply Voltage (VDD) | 2.7V to 6.0V - matches host MCU rail; must equal host supply for correct level shifting |
| Card Supply Outputs | 5.0V ±5% / 3.0V ±8% / 1.8V ±10% - independently selectable; 80mA/65mA/30mA max load capability |
| Stop-Mode Current | <10nA typical - achieved only when CMDVCC, 5V/3V, and 1_8V are all logic-high |
| ESD Protection (Card Interface) | 8kV min per IEC 61000-4-2 - protects C1–C8 contacts without external TVS diodes |
| Crystal Frequency Support | 0–20MHz - drives XTAL1/XTAL2; supports division-by-1, -2, -4, or -8 on CLK output |
| Activation Time (tACT) | 50–220μs - time from CMDVCC low to full VCC ramp and CLK enable; critical for EMV timing compliance |
| Reset Threshold (VTH2) | 2.45V typical with 100mV hysteresis - ensures clean power-on reset and prevents false resets during brownout |
Pinout & Package
DS8113-JNG+ uses a 28-pin TSSOP package (JEDEC MO-153, 4.4mm width), RoHS-compliant and lead-free. Pin functions are validated per Maxim's official DS8113 datasheet Rev 3 (April 2010).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1, 2 | CLKDIV1, CLKDIV2 | Binary-select clock divider ratio (1/2/4/8); must be changed sequentially with ≥10ns delay |
| 3 | 5V/3V | Selects 5V or 3V card supply; overridden by 1_8V pin when high |
| 4 | PGND | Analog ground reference for VDDA and charge pump circuitry |
| 9, 10 | PRES, PRES | Active-low and active-high card presence inputs; both trigger 8ms debounce before OFF assertion |
| 11 | I/O | Smart card data line (contact C7); bidirectional, level-shifted, with 11kΩ pullup to VCC |
| 15 | CLK | Card clock output (contact C3); 0–10MHz, 45–55% duty cycle, 8ns rise/fall time |
| 16 | RST | Card reset output (contact C2); driven low during activation/deactivation sequences |
| 17 | VCC | Programmable smart card supply (1.8V/3V/5V); requires local 100nF + 220nF decoupling to CGND |
| 19 | CMDVCC | Active-low command to initiate activation sequence; high + 1_8V + 5V/3V = stop mode |
| 22 | GND | Digital ground reference for VDD and logic interfaces |
| 23 | OFF | Active-low fault/status interrupt; pulled up internally to VDD (20kΩ); signals card presence or fault |
| 24, 25 | XTAL1, XTAL2 | Crystal oscillator inputs; support 0–20MHz crystal or external clock on XTAL1 only |
| 26 | I/OIN | Host-side I/O input; level-shifted to I/O; 11kΩ pullup to VDD |
Key Features
| Feature | Design Value |
|---|---|
| Triple-voltage card supply generation | Simultaneously supports 1.8V, 3V, and 5V smart cards with independent current limits (30/65/80mA) and accuracy (±5% to ±10%) |
| Hardware-controlled activation/deactivation | Dedicated internal sequencer executes ISO-compliant timing (tACT/tDEACT) without host CPU intervention |
| Integrated ESD protection | 8kV HBM on all card-contact pins (I/O, CLK, RST, VCC, AUX1/AUX2) eliminates need for external protection diodes |
| Ultra-low-power stop mode | <10nA quiescent current enabled by three-pin logic condition (CMDVCC/5V/3V/1_8V = high), ideal for portable readers |
| Fault-aware emergency deactivation | Automatic card deactivation on VCC short, overheating (+150°C), or card removal - signaled via OFF pin |
Applications
| POS Terminals | Banking ATMs |
|---|---|
Use Scenario: Contact-based debit/credit transaction in retail point-of-sale systems requiring EMV Level 1 certification. IC Role / Device Role / Timing Role: Analog front-end managing card power sequencing, clock delivery, and I/O level shifting per ISO 7816-3 timing constraints. Use Value: Enables certified EMV reader implementation with <10nA stop current for battery backup and built-in 8kV ESD protection reducing BOM count. |
Use Scenario: Secure card authentication and PIN entry in automated teller machines operating 24/7 under industrial temperature conditions. IC Role / Device Role / Timing Role: Smart card interface providing fault-tolerant VCC generation, thermal shutdown at +150°C, and deterministic 50–220μs activation for ATR response timing. Use Value: Guarantees reliable card session startup and emergency deactivation on short-circuit, meeting UL/IEC safety requirements for unattended kiosks. |
| PIN Pads | Access Control Readers |
Use Scenario: Compact, handheld or desktop PIN entry devices used in financial services with strict power budget constraints. IC Role / Device Role / Timing Role: Low-power smart card interface delivering 1.8V/3V/5V support and <10nA stop-mode current to extend battery life between charges. Use Value: Eliminates need for external LDOs and ESD protection, reducing PCB area and bill-of-materials cost in space-constrained enclosures. |
Use Scenario: Physical access control systems using contact smart cards for employee badge authentication in enterprise or government facilities. IC Role / Device Role / Timing Role: Card presence detection (dual PRES inputs), automatic activation, and secure I/O transceivers compliant with ISO 7816-3 electrical characteristics. Use Value: Provides robust card insertion/removal handling with 8ms debounce and emergency deactivation, preventing lockups during badge swipe events. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar smart card interface applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MAX3232ESE+ | RS-232 transceiver with ±15kV ESD; no smart card voltage generation or activation sequencing | Used for serial communication, not IC card interfacing; lacks VCC generator, PRES, or OFF functionality | Not a functional alternative - serves different system layer (host UART interface vs. card analog front-end) |
| ST8024B | Single-supply 5V smart card interface; supports only 5V cards (no 3V/1.8V), no stop mode, 100μA standby current | Limited to legacy 5V-only readers; cannot replace DS8113-JNG+ in multi-voltage or battery-powered designs | Select only for cost-sensitive, fixed-5V applications where ultra-low power and 1.8V support are unnecessary |
Compared with MAX3232ESE+ and ST8024B, the DS8113-JNG+ uniquely integrates triple-voltage generation, sub-10nA stop mode, and hardware-sequenced activation - making it irreplaceable for modern EMV-compliant, multi-voltage, and portable smart card readers.
Availability
DS8113-JNG+ is available at Aetrix Electronics and suitable for POS terminals, banking ATMs, and PIN pads requiring stable component supply, long-term lifecycle support, and RoHS-compliant packaging.
Supply support for DS8113-JNG+ includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Maxim Integrated (now part of Analog Devices) is a semiconductor company specializing in precision analog, mixed-signal, and power management ICs for industrial, communications, and consumer applications.
The DS8113-JNG+ belongs to Maxim's smart card interface product line, engineered specifically for ISO 7816/EMV/GSM11-11-compliant reader systems requiring integrated power, protection, and timing control - eliminating discrete support components.
FAQ
What is the minimum crystal frequency supported by the DS8113-JNG+?
The DS8113-JNG+ supports crystal frequencies from 0MHz to 20MHz on XTAL1/XTAL2. While 0MHz indicates external clock input capability, the lowest usable crystal frequency is 100kHz - below which internal oscillator timing and activation sequence stability cannot be guaranteed per datasheet specifications. The DS8113-JNG+ does not operate with crystals below this threshold.
How does the DS8113-JNG+ handle simultaneous 1_8V and 5V/3V pin assertion?
When both 1_8V and 5V/3V are high while CMDVCC is also high, the DS8113-JNG+ enters stop mode - a defined low-power state with <10nA current draw. This is not a fault condition but an intentional control mechanism. To avoid unintended stop mode, Maxim specifies a minimum 100ns delay between changing 1_8V and 5V/3V states, as documented in Figure 9 of the DS8113-JNG+ datasheet.
Can the DS8113-JNG+ drive a 1.8V smart card at full 30mA while maintaining voltage accuracy?
Yes - the DS8113-JNG+ guarantees 1.8V ±10% output accuracy at up to 30mA load, provided the VDDA supply is ≥5.0V and proper decoupling is implemented: a 100nF capacitor (ESR <100mΩ) placed near the VCC pin to CGND, plus a 220nF capacitor near the card's C1 contact. Deviations beyond ±10% indicate insufficient VDDA headroom or inadequate layout decoupling.
What triggers the OFF pin to go low during normal operation of the DS8113-JNG+?
The OFF pin goes low in two distinct operational contexts: (1) when no card is present (PRES inactive), signaling card absence; or (2) during an active card session when a fault occurs - including VCC short-circuit, overtemperature (>+150°C), or sudden card removal. In fault cases, OFF assertion initiates automatic emergency deactivation, as defined in Figures 6 and 7 of the DS8113-JNG+ datasheet.
Is the DS8113-JNG+ pin-compatible with the DS8113-RNG+?
Yes - the DS8113-JNG+ (28-pin TSSOP) and DS8113-RNG+ (28-pin SO) share identical pinout, electrical specifications, and thermal characteristics. The only difference is package type: TSSOP offers smaller footprint and better thermal performance, while SO provides easier hand-soldering and higher moisture sensitivity level (MSL) tolerance. Both are drop-in replacements in layout design.
DS8113-JNG+ Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Series:
- -
- Package/Case:
- 28-TSSOP (0.173", 4.40mm Width)
- Packaging:
- Tube
- Product Status:
- Active
- Applications:
- Smart Card
- Interface:
- Analog
- Voltage - Supply:
- 2.7V ~ 6V
- Supplier Device Package:
- 28-TSSOP
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
DS8113-JNG+ FAQ
1.How can I place an order for DS8113-JNG+ through Aetrix?
Please submit a Request for Quotation (RFQ) for DS8113-JNG+ on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for DS8113-JNG+ reliable?
The price and inventory of DS8113-JNG+ are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for DS8113-JNG+ is usually 5 days.
3.What payment methods are accepted for DS8113-JNG+?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for DS8113-JNG+ transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for DS8113-JNG+?
DS8113-JNG+ orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your DS8113-JNG+ order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for DS8113-JNG+?
For technical support, including DS8113-JNG+ datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your DS8113-JNG+ requirements.
6.How does Aetrix verify that DS8113-JNG+ is sourced from the original manufacturer or authorized distributors?
All DS8113-JNG+ products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that DS8113-JNG+ meets industry standards.
7.What is the process for return or replacement of DS8113-JNG+?
All DS8113-JNG+ units undergo pre-shipment inspection (PSI). If there is an issue with DS8113-JNG+, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The DS8113-JNG+ part is unused and in its original packaging.
Return procedure for DS8113-JNG+:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
DS8113-JNG+ Tags
-
NVT4857UKAZ
NXP Semiconductors
-
TCA8418RTWR
Texas Instruments
-
PCA9546APWR
Texas Instruments
-
MD0100N8-G
Microchip Technology
-
PCA9548APW,118
NXP Semiconductors
-
PCA9540BDP,118
NXP Semiconductors
-
PCA9548APWR
Texas Instruments
-
PCA9546APW,118
NXP Semiconductors
-
PTN3360DBS,518
NXP Semiconductors
-
PCA9546ABS,118
NXP Semiconductors
-
PCA9518PWR
Texas Instruments
-
PCA9545APW,118
NXP Semiconductors
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
