Analog Devices Inc./Maxim Integrated DS8113-RNG+TR
- Part No.:
- DS8113-RNG+TR
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Category:
- Specialized
- Package:
- 28-SOIC (0.295", 7.50mm Width)
- Datasheet:
-
DS8113-RNG+TR.pdf
- Description:
- DS8113 SMART CARD INTERFACE
- Quantity:
- Payment:

- Shipping:

Inventory:18,000
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
DS8113-RNG+ from Maxim Integrated is a smart card analog front-end IC designed to interface microcontrollers with ISO 7816-, EMV™-, and GSM11-11-compliant smart cards. It supports 1.8V, 3V, and 5V card operation, delivers up to 80mA at 5V with ±5% regulation, provides 8kV IEC ESD protection on card lines, and achieves ultra-low stop-mode current of <10nA. It is used in secure payment terminals and access control readers where low-power card activation and robust level shifting are required.
For engineers reviewing the DS8113-RNG+ datasheet, DS8113-RNG+ pinout, DS8113-RNG+ application, or DS8113-RNG+ equivalent, this page details its dual-supply architecture, programmable clock division (÷1/2/4/8), automatic activation/deactivation sequencing, integrated VCC generation, and fault detection for short-circuit, overtemperature, and card removal - all critical for EMV Level 1–certifiable designs.
Technical Context
The DS8113-RNG+ implements a dedicated hardware sequencer that autonomously manages smart card power-up (tACT ≤ 220μs) and deactivation (tDEACT ≤ 100μs), including controlled VCC ramping, CLK enable timing, and RST assertion. Its analog front-end includes three bidirectional level-shifting transceivers (I/O, AUX1, AUX2) with 11kΩ internal pullups, active pullup pulse (tPU = 100ns), and ±15mA current limiting.
It uses a dual-supply topology: VDD (2.7–6.0V) powers digital logic and host interfaces, while VDDA (≥5.0V) feeds the card voltage generator. Clock generation supports external crystal (up to 20MHz) or buffered clock input, with synchronous divider selection via CLKDIV1/CLKDIV2 pins - no glitching during frequency changes, and guaranteed 45–55% duty cycle on CLK output.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Digital Supply (VDD) | 2.7V to 6.0V - matches host MCU rail; enables direct interfacing without level shifters. |
| Card Voltage Outputs | 5.0V ±5% / 3.0V ±8% / 1.8V ±10% - regulated outputs with 80mA/65mA/30mA max load capacity. |
| Stop-Mode Current | <10nA - achieved by forcing CMDVCC, 5V/3V, and 1_8V high; enables multi-year battery life in portable readers. |
| ESD Protection | 8kV min (IEC 61000-4-2) on I/O, CLK, RST, VCC - eliminates need for external TVS diodes on card contacts. |
| Activation Time | ≤220μs - full card power-up sequence (VCC ramp, CLK start, RST assert) executed autonomously by internal sequencer. |
| Crystal Frequency Support | Up to 20MHz - allows flexible clock source selection; CLK output configurable as fXTAL/1, /2, /4, or /8 via two-pin control. |
| Debounce Time | 8ms typical on PRES inputs - suppresses mechanical switch bounce during card insertion/removal detection. |
Pinout & Package
DS8113-RNG+ is housed in a 28-pin SO (Small Outline) package, RoHS-compliant and lead-free, with operating temperature range of –40°C to +85°C.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1, 2 | CLKDIV1, CLKDIV2 | Binary-select inputs for CLK output divider ratio (÷1, ÷2, ÷4, ÷8); asynchronous but require 10ns minimum delay between transitions. |
| 3 | 5V/3V | Selects 5V or 3V card supply when 1_8V = low; overridden by 1_8V pin if asserted high. |
| 4 | PGND | Analog ground reference for VDDA and charge pump circuitry; must be separated from digital GND for noise immunity. |
| 6 | VDDA | Charge pump supply input (≥5.0V); powers internal VCC generator; must exceed VDD to ensure proper 5V card regulation. |
| 9, 10 | PRES, PRES | Active-low and active-high card presence inputs; internally debounced (8ms typ); trigger OFF interrupt and auto-deactivation on edge. |
| 11 | I/O | Smart card data line (contact C7); bidirectional level shifter with 11kΩ pullup to VCC and ±15mA current limit. |
| 12, 13 | AUX2, AUX1 | Auxiliary data lines (contacts C8, C4); identical electrical behavior to I/O pin; support extended ISO 7816 protocols. |
| 14 | CGND | Smart card ground return; must be connected directly to card reader's contact C1 ground plane to minimize noise coupling. |
| 15 | CLK | Smart card clock output (contact C3); CMOS-compatible, 0–10MHz, 45–55% duty cycle, 8ns rise/fall time (CL = 30pF). |
| 16 | RST | Smart card reset output (contact C2); drives low during activation/deactivation; VOH ≥ VCC – 0.5V, VOL ≤ 0.3V @ 200μA. |
| 17 | VCC | Regulated smart card supply output (1.8V/3V/5V); requires local 100nF + 220nF decoupling to CGND with ESR < 100mΩ. |
| 18 | 1_8V | High-priority 1.8V selection; overrides 5V/3V pin; setting both 1_8V and 5V/3V high with CMDVCC high enters stop mode. |
| 19 | CMDVCC | Active-low command to initiate card activation/deactivation sequence; also controls entry into stop mode when held high with 1_8V/5V/3V. |
| 20 | RSTIN | Host-provided reset input; synchronizes RST output timing during activation; no effect on CLK after t5 in activation sequence. |
| 21 | VDD | Digital supply input (2.7–6.0V); powers logic, sequencer, and host-facing I/O; must match host MCU voltage. |
| 22 | GND | Digital ground reference; separate from PGND and CGND to prevent ground loop noise in analog paths. |
| 23 | OFF | Active-low status/interrupt output; signals card presence (high) or fault condition (low); includes 20kΩ internal pullup to VDD. |
| 24, 25 | XTAL1, XTAL2 | Clock input pair; accepts 20MHz crystal or external clock on XTAL1; XTAL2 unused when external clock is applied. |
| 26 | I/OIN | Host-side I/O data input; level-shifted to card-side I/O; master/slave arbitration ensures glitch-free bidirectional communication. |
| 27, 28 | AUX1IN, AUX2IN | Host-side auxiliary inputs for C4/C8; functionally identical to I/OIN; support multi-contact smart card protocols beyond basic T=0. |
Key Features
| Feature | Design Value |
|---|---|
| Triple-voltage card supply generation | On-chip 1.8V/3V/5V regulators eliminate need for external LDOs; each rated for full ISO 7816 current limits (30/65/80mA). |
| Hardware-based activation sequencer | Autonomous 7-step activation (VCC ramp → CLK → RST) and 5-step deactivation with precise timing (tACT ≤ 220μs, tDEACT ≤ 100μs). |
| EMV Level 1–ready signal integrity | Guaranteed 45–55% CLK duty cycle, 8ns CLK rise/fall, and 100ns active pullup on I/O enable reliable ATR capture per EMV spec. |
| Integrated fault protection | Detects VCC short-circuit (120mA threshold), card removal, VDD dropout, and overheating (>150°C); triggers emergency deactivation. |
| Ultra-low-power stop mode | Sub-10nA quiescent current achieved by disabling all analog blocks; OFF pin mirrors PRES state for wake-on-insert capability. |
Applications
| Banking Payment Terminal | POS Terminal |
|---|---|
|
Use Scenario: Secure debit/credit transaction processing in countertop or portable point-of-sale devices. IC Role / Device Role: Analog front-end managing power, clock, reset, and bidirectional data between host MCU and EMV-compliant smart card. Use Value: Enables full EMV Level 1 compliance with autonomous activation, 8kV ESD protection, and 1.8V/3V/5V interoperability - reducing firmware complexity and BOM count. |
Use Scenario: Multi-application retail terminal supporting contact, contactless, and magnetic stripe transactions. IC Role / Device Role: Smart card interface providing isolated, level-shifted, and protected I/O, CLK, RST, and AUX lines to ISO 7816 card slot. Use Value: Integrates VCC generation, ESD, and sequencing - eliminating discrete regulators, TVS diodes, and timing-critical GPIO control in host firmware. |
| ATM Card Reader | Secure Access Control Panel |
|
Use Scenario: High-reliability card reading in outdoor or unattended automated teller machines. IC Role / Device Role: Robust smart card interface with thermal shutdown (150°C), short-circuit protection, and 8ms PRES debounce for mechanical switch noise immunity. Use Value: Ensures uninterrupted operation under voltage fluctuation, card hot-swap, and environmental stress - meeting UL/EN safety requirements. |
Use Scenario: Physical access system using smart cards for employee authentication in enterprise or government facilities. IC Role / Device Role: Low-power smart card interface enabling battery-backed or energy-harvested reader designs with <10nA stop-mode current. Use Value: Extends battery life to multi-year duration while maintaining fast card response (<220μs activation) and tamper-resilient fault reporting via OFF pin. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar smart card interface applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MAX3232ESE+ | RS-232 transceiver only; no VCC generation, no smart card sequencing, no ESD rating >15kV, no 1.8V support. | Used for UART-level serial bridging, not ISO 7816 card interfacing; requires external regulators, clock, and sequencer logic. | Select only if existing design already implements full smart card power/control externally and only level shifting is needed. |
| ST8024B | Single-supply (3.3V) smart card interface; supports only 3V/5V (no 1.8V); 20μA stop current vs. DS8113-RNG+'s <10nA; no integrated 8kV ESD. | Suitable for cost-sensitive 3V/5V-only readers without ultra-low-power or EMV certification requirements. | Choose when 1.8V support, sub-100nA sleep, or IEC 61000-4-2 ESD compliance are not required. |
Compared with MAX3232ESE+ and ST8024B, DS8113-RNG+ uniquely integrates triple-voltage regulation, autonomous EMV-compliant sequencing, and 8kV ESD in a single 28-pin SO package - reducing total solution size by >40% and eliminating firmware timing-critical activation routines.
Availability
DS8113-RNG+ is available at Aetrix Electronics and suitable for banking payment terminals, POS systems, ATM card readers, and secure access control panels requiring stable component supply, long-term lifecycle support, and RoHS-compliant packaging.
Supply support for DS8113-RNG+ includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Maxim Integrated (now part of Analog Devices) is a semiconductor company specializing in precision analog, mixed-signal, and power management ICs for industrial, communications, and security applications.
The DS8113-RNG+ belongs to Maxim's secure transaction interface product line, engineered specifically for ISO 7816/EMV/GSM11-11 smart card readers - emphasizing low-power operation, autonomous sequencing, and certified ESD robustness.
FAQ
What is the primary function of the DS8113-RNG+ in a smart card system?
The DS8113-RNG+ serves as a fully integrated analog front-end that bridges a host microcontroller to an ISO 7816 smart card. It generates regulated 1.8V/3V/5V card supply voltages, provides level-shifted and ESD-protected I/O, CLK, RST, and AUX lines, and executes autonomous activation/deactivation sequences - eliminating the need for discrete regulators, level shifters, and timing-critical firmware control in DS8113-RNG+ implementations.
How does the DS8113-RNG+ achieve ultra-low stop-mode current?
The DS8113-RNG+ enters stop mode when CMDVCC, 5V/3V, and 1_8V are all driven high while the card interface is inactive. In this state, all internal analog circuits-including the VCC generator, oscillator, and transceivers-are disabled, resulting in a typical current draw of less than 10nA. The OFF pin mirrors the PRES signal during stop mode, enabling wake-on-card-insert functionality without additional external circuitry in DS8113-RNG+ designs.
Can the DS8113-RNG+ support EMV Level 1 certification?
Yes, the DS8113-RNG+ is designed to meet EMV Level 1 requirements. It guarantees 45–55% CLK duty cycle, ≤8ns CLK rise/fall times (CL = 30pF), 100ns active pullup on I/O, and 8kV IEC 61000-4-2 ESD protection on card lines - all critical parameters verified in the DS8113-RNG+ datasheet. Maxim also provides an EMV Level 1 library for the MAXQ2000 microcontroller and reference hardware to accelerate certification.
What happens if both 1_8V and 5V/3V pins are set high simultaneously on the DS8113-RNG+?
If 1_8V and 5V/3V are both high while CMDVCC is also high, the DS8113-RNG+ enters stop mode - regardless of card presence. This is a defined functional state, not a fault. To avoid unintended entry, the DS8113-RNG+ datasheet specifies a minimum 100ns delay between changing 1_8V and 5V/3V states. During normal operation, 1_8V has priority: when asserted high, it forces 1.8V VCC output irrespective of 5V/3V state.
Does the DS8113-RNG+ require external components for basic operation?
Yes, the DS8113-RNG+ requires external passive components for stable operation: two decoupling capacitors (100nF + 220nF, ESR < 100mΩ) between VCC and CGND; a 20MHz crystal (or external clock source) across XTAL1/XTAL2; and proper separation of PGND, GND, and CGND planes. No external regulators, level shifters, or ESD protection devices are needed - all are integrated into the DS8113-RNG+ die.
DS8113-RNG+TR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Series:
- -
- Package/Case:
- 28-SOIC (0.295", 7.50mm Width)
- Packaging:
- Bulk
- Product Status:
- Active
- Applications:
- Smart Card
- Interface:
- Analog
- Voltage - Supply:
- 6V
- Supplier Device Package:
- 28-SOIC
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
DS8113-RNG+TR FAQ
1.How can I place an order for DS8113-RNG+TR through Aetrix?
Please submit a Request for Quotation (RFQ) for DS8113-RNG+TR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for DS8113-RNG+TR reliable?
The price and inventory of DS8113-RNG+TR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for DS8113-RNG+TR is usually 5 days.
3.What payment methods are accepted for DS8113-RNG+TR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for DS8113-RNG+TR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for DS8113-RNG+TR?
DS8113-RNG+TR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your DS8113-RNG+TR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for DS8113-RNG+TR?
For technical support, including DS8113-RNG+TR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your DS8113-RNG+TR requirements.
6.How does Aetrix verify that DS8113-RNG+TR is sourced from the original manufacturer or authorized distributors?
All DS8113-RNG+TR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that DS8113-RNG+TR meets industry standards.
7.What is the process for return or replacement of DS8113-RNG+TR?
All DS8113-RNG+TR units undergo pre-shipment inspection (PSI). If there is an issue with DS8113-RNG+TR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The DS8113-RNG+TR part is unused and in its original packaging.
Return procedure for DS8113-RNG+TR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
DS8113-RNG+TR Tags

-
NVT4857UKAZ
NXP Semiconductors
-
TCA8418RTWR
Texas Instruments
-
PCA9546APWR
Texas Instruments

-
MD0100N8-G
Microchip Technology

-
PCA9548APW,118
NXP Semiconductors

-
PCA9540BDP,118
NXP Semiconductors

-
PCA9548APWR
Texas Instruments

-
PCA9546APW,118
NXP Semiconductors

-
PTN3360DBS,518
NXP Semiconductors

-
PCA9546ABS,118
NXP Semiconductors

-
PCA9518PWR
Texas Instruments

-
PCA9545APW,118
NXP Semiconductors
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

