Analog Devices Inc./Maxim Integrated DS87C520-ENL
- Part No.:
- DS87C520-ENL
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Category:
- Microcontrollers
- Package:
- 44-TQFP
- Datasheet:
-
DS87C520-ENL.pdf
- Description:
- IC MCU 8BIT 16KB OTP 44TQFP
- Quantity:
- Payment:

- Shipping:

Inventory:4,363
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
DS87C520-ENL from Maxim Integrated (now Analog Devices) is a high-speed, 8051-compatible microcontroller with 16kB on-chip EPROM, 1kB MOVX-accessible SRAM, and dual hardware serial ports. It executes instructions in 4 clocks/machine cycle at up to 33MHz (121ns min instruction time), supports ROMSIZE programmable internal memory mapping, and operates across –40°C to +85°C in 44-pin TQFP for industrial embedded control.
For engineers reviewing the DS87C520-ENL datasheet, DS87C520-ENL pinout, DS87C520-ENL application, or DS87C520-ENL equivalent, key selection criteria include its 4-clock-core timing compatibility with legacy 8051 code, dual DPTR acceleration of block memory moves, software-selectable MOVX stretch cycles (2–9 cycles), Power Management Mode (crystal/64 or crystal/1024), and EMI-reduction ALE disable capability.
Technical Context
The DS87C520-ENL implements a redesigned 8051 core eliminating dummy memory cycles, achieving 2.5× average speedup over standard 8051 at same crystal frequency. Its instruction timing differs per opcode-e.g., MOVX @DPTR takes 2 machine cycles (8 clocks), while MOV direct,direct takes 3 (12 clocks)-requiring updated timing analysis for real-time loops.
Hardware features are controlled via new Special Function Registers including ROMSIZE (C2h) for dynamic on-chip ROM size selection (0–16kB), PMR (C4h) for data memory enable and clock source control, CKCON (8Eh) for MOVX stretch configuration, and DPS (86h) to switch between DPTR0 and DPTR1-enabling efficient external memory and peripheral interfacing without glue logic.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Core Architecture | 8051-compatible, 4-clock/machine cycle (vs. 12-clock in legacy 8051) |
| Max Clock Frequency | 33MHz crystal input → 82.5MHz apparent execution speed |
| On-Chip Memory | 16kB EPROM program memory + 1kB MOVX-accessible SRAM + 256B direct RAM |
| ROMSIZE Control | Software-selectable internal ROM size (0–16kB) via RMS2–RMS0 bits in C2h |
| MOVX Timing Flexibility | Stretchable off-chip data access: 2–9 machine cycles via CKCON.2–0 |
| Power Management | CPU clock selectable as crystal/64 or crystal/1024 for ultra-low-power operation |
| Serial Interfaces | Two full-duplex UARTs (Serial Port 0 and Serial Port 1) with independent SFRs |
Pinout & Package
DS87C520-ENL is housed in a 44-pin Thin Quad Flat Package (TQFP) with 0.8mm lead pitch, thermally enhanced for industrial ambient operation. Pin functions align with standard 8051 I/O port structure but include expanded interrupt and timer I/O on Port 1 and dual serial port signals.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC (Pin 38) | Positive supply | +5V main power rail; decoupling required near pin |
| GND (Pins 16, 17, 39) | Digital ground | Three dedicated ground pins reduce noise coupling and improve signal integrity |
| RST (Pin 4) | Reset input | Schmitt-triggered active-high input with internal pulldown; no external RC needed |
| XTAL1/XTAL2 (Pins 14, 15) | Crystal oscillator interface | Supports parallel-resonant AT-cut crystals up to 33MHz; XTAL1 accepts external clock |
| P0.0–P0.7 (Pins 37–30) | Multiplexed address/data bus | Open-drain bidirectional port; provides AD0–AD7 during ALE high, data during ALE low |
| P1.0–P1.7 (Pins 40–3) | General-purpose I/O + peripherals | Includes T2/T2EX, RXD1/TXD1, and INT2–INT5-enables multi-interrupt real-time response |
| P2.0–P2.7 (Pins 18–25) | High-order address bus (A8–A15) | Bidirectional port; outputs upper address byte during external memory accesses |
| P3.0–P3.7 (Pins 5–13) | Secondary function I/O | Provides RXD0/TXD0, INT0/INT1, T0/T1, WR/RD-essential for memory-mapped peripheral control |
| EA (Pin 29) | External access select | Low = force external ROM fetch; high = enable internal 16kB EPROM (default) |
| ALE (Pin 26) | Address latch enable | Active-high pulse (1.5 XTAL1 cycles) to latch P0 LSB; disable via PMR.2 (ALEOFF) |
| PSEN (Pin 27) | Program store enable | Active-low output strobe for external ROM chip enable during opcode fetch |
Key Features
| Feature | Design Value |
|---|---|
| Dual Data Pointers (DPTR0/DPTR1) | Eliminates repeated DPTR reloads during block memory transfers-reducing MOVX loop overhead by ~40% |
| ROMSIZE Register (C2h) | Enables dynamic remapping of internal EPROM boundary (0–16kB) to coexist with external Flash boot loaders |
| MOVX Stretch Control (CKCON.2–0) | Configures external memory/peripheral access timing from 2 to 9 machine cycles-supports 120ns RAM up to slow LCD controllers |
| Power Management Mode (PMM) | Reduces CPU clock to crystal/64 or crystal/1024-cutting active current from ~25mA to ~1.2mA at 12MHz |
| EMI Reduction (ALEOFF) | Disables ALE output when unused-reducing radiated emissions without affecting memory timing |
Applications
| Industrial PLC Controller | Medical Device Monitor |
|---|---|
Use Scenario: Real-time I/O scanning and ladder logic execution in DIN-rail mounted programmable logic controllers. IC Role / Device Role / Timing Role: Primary controller executing deterministic scan cycles with dual UARTs for Modbus RTU master/slave communication. Use Value: 4-clock core delivers 2.5× faster scan rates vs. legacy 8051-enabling sub-10ms cycle times without code rewrite. | Use Scenario: Front-end sensor aggregation and alarm management in portable patient monitors. IC Role / Device Role / Timing Role: Central MCU managing analog front-end ADCs, display drivers, and dual serial interfaces for ECG/SpO₂ data streaming. Use Value: Dual DPTR accelerates waveform buffer transfers to display RAM; PMM extends battery life during standby without sacrificing wake-up latency. |
| Smart Energy Meter | Factory Automation Gateway |
Use Scenario: ANSI C12.19-compliant electricity meter with tamper detection, RTC, and optical/RS-485 communication. IC Role / Device Role / Timing Role: Main processor handling metrology calculations, secure firmware updates, and dual-protocol serial comms (UART0 for optical, UART1 for RS-485). Use Value: ROMSIZE enables seamless field upgrade via external Flash while retaining internal boot loader-ensuring secure, atomic firmware swaps. | Use Scenario: Protocol translation node bridging legacy fieldbus (e.g., Profibus) to Ethernet/IP in manufacturing cells. IC Role / Device Role / Timing Role: Deterministic real-time gateway with precise timing for cyclic I/O exchange and dual serial protocol stacks. Use Value: MOVX stretch allows reliable interfacing to both fast SRAM-based buffers and slow fieldbus ASICs-eliminating external wait-state generators. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 8051-compatible microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| DS83C520-ENL | Mask ROM version (not EPROM); identical pinout, timing, and SFRs except EPROM programming capability | Targeted at high-volume cost-sensitive deployments where firmware is fixed at manufacture | Select DS83C520-ENL when firmware is finalized and volume justifies mask ROM NRE savings |
| AT89C52-24PI | Standard 12-clock 8051 core; 24MHz max; no dual UART, no ROMSIZE, no MOVX stretch, no PMM | Limited to non-real-time, low-complexity control where speed and peripheral flexibility are secondary | Choose AT89C52-24PI only for legacy drop-in replacement where existing PCB layout and code timing constraints prohibit migration |
Compared with DS87C520-ENL, DS83C520-ENL offers identical performance and feature set but trades field-programmable EPROM for lower unit cost and higher security, while AT89C52-24PI lacks all advanced timing, memory, and power features-making it unsuitable for applications requiring deterministic dual-serial throughput or dynamic memory mapping.
Availability
DS87C520-ENL is available at Aetrix Electronics and suitable for industrial PLC controllers, medical device monitors, smart energy meters, factory automation gateways, and embedded instrumentation requiring stable component supply across extended temperature ranges.
Supply support for DS87C520-ENL includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Maxim Integrated (acquired by Analog Devices in 2021) designs precision analog, mixed-signal, and high-reliability microcontrollers for demanding industrial and medical applications.
The DS87C520-ENL belongs to Maxim's high-speed 8051-compatible microcontroller family, engineered to deliver deterministic real-time control, dual-serial connectivity, and flexible memory interfacing for resource-constrained embedded systems operating in harsh environments.
FAQ
What is the maximum crystal frequency supported by the DS87C520-ENL?
The DS87C520-ENL supports a maximum crystal frequency of 33MHz, enabling an apparent instruction execution rate of 82.5MHz due to its 4-clock-per-machine-cycle architecture. This specification is validated across the full –40°C to +85°C operating range for the DS87C520-ENL and is documented in the official Maxim Integrated datasheet revision 022207.
Does the DS87C520-ENL require external pull-up resistors on Port 0?
Yes, DS87C520-ENL Port 0 (P0.0–P0.7) is open-drain and requires external pull-up resistors when used as a general-purpose I/O port. During external memory access, the port drives actively high and does not need pull-ups-but for standalone I/O operation, 4.7kΩ to 10kΩ resistors to VCC are mandatory to ensure proper logic high levels and noise immunity.
How does the ROMSIZE feature work in the DS87C520-ENL?
The ROMSIZE feature in DS87C520-ENL uses bits RMS2–RMS0 in SFR address C2h to dynamically configure the upper boundary of on-chip EPROM decoding-from 0kB to 16kB in powers of two. This allows partial disabling of internal ROM to expose overlapping external memory (e.g., Flash boot sectors) without hardware changes, and is fully software-controllable during runtime.
Can the DS87C520-ENL operate in low-power mode without external components?
Yes, DS87C520-ENL includes an integrated Power Management Mode (PMM) that reduces CPU clock to crystal/64 or crystal/1024 using only internal circuitry-no external oscillators or components required. Entry and exit are software-controlled via PMR register (C4h), and hardware auto-exit triggers on interrupt or reset, making it ideal for battery-powered DS87C520-ENL applications.
Is the DS87C520-ENL pin-compatible with standard 8051 microcontrollers in TQFP package?
Yes, DS87C520-ENL is pin-compatible with standard 8051-family devices in the 44-pin TQFP package-including signal assignment, power/ground pin locations, and reset/clock interface. All I/O ports (P0–P3), control signals (ALE, PSEN, EA), and secondary functions retain 8051-equivalent positioning, enabling direct socket replacement in existing designs with timing-aware firmware updates.
DS87C520-ENL Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Package/Case:
- 44-TQFP
- Series:
- 87C
- Packaging:
- Tray
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Core Processor:
- 8051
- Core Size:
- 8-Bit
- Speed:
- 33MHz
- Connectivity:
- EBI/EMI, SIO, UART/USART
- Peripherals:
- Power-Fail Reset, WDT
- Number of I/O:
- 32
- Program Memory Size:
- 16KB (16K x 8)
- Program Memory Type:
- OTP
- EEPROM Size:
- -
- RAM Size:
- 1K x 8
- Voltage - Supply (Vcc/Vdd):
- 4.5V ~ 5.5V
- Data Converters:
- -
- Oscillator Type:
- External
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
DS87C520-ENL FAQ
1.How can I place an order for DS87C520-ENL through Aetrix?
Please submit a Request for Quotation (RFQ) for DS87C520-ENL on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for DS87C520-ENL reliable?
The price and inventory of DS87C520-ENL are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for DS87C520-ENL is usually 5 days.
3.What payment methods are accepted for DS87C520-ENL?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for DS87C520-ENL transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for DS87C520-ENL?
DS87C520-ENL orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your DS87C520-ENL order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for DS87C520-ENL?
For technical support, including DS87C520-ENL datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your DS87C520-ENL requirements.
6.How does Aetrix verify that DS87C520-ENL is sourced from the original manufacturer or authorized distributors?
All DS87C520-ENL products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that DS87C520-ENL meets industry standards.
7.What is the process for return or replacement of DS87C520-ENL?
All DS87C520-ENL units undergo pre-shipment inspection (PSI). If there is an issue with DS87C520-ENL, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The DS87C520-ENL part is unused and in its original packaging.
Return procedure for DS87C520-ENL:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
DS87C520-ENL Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

