Analog Devices Inc./Maxim Integrated DS87C520-MNL
- Part No.:
- DS87C520-MNL
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Category:
- Microcontrollers
- Package:
- 40-DIP (0.600", 15.24mm)
- Datasheet:
-
DS87C520-MNL.pdf
- Description:
- IC MCU 8BIT 16KB OTP 40DIP
- Quantity:
- Payment:

- Shipping:

Inventory:1,140
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
DS87C520-MNL from Maxim Integrated is a high-speed, 8051-compatible microcontroller with 16kB on-chip EPROM, 1kB MOVX-accessible SRAM, and 256 bytes of scratchpad RAM. It operates at up to 33MHz (121ns instruction cycle), features dual hardware serial ports, three 16-bit timer/counters, and supports industrial temperature range (–40°C to +85°C) in 40-pin PDIP package. Used in embedded control systems requiring deterministic real-time response and legacy 8051 code compatibility.
For engineers reviewing the DS87C520-MNL datasheet, DS87C520-MNL pinout, DS87C520-MNL application, or DS87C520-MNL equivalent, key selection criteria include its 4-clock-per-machine-cycle architecture, ROMSIZE register for dynamic internal/external memory mapping, Power Management Mode for low-power operation, and dual data pointer for accelerated block memory transfers.
Technical Context
The DS87C520-MNL implements a redesigned 8051 core eliminating dummy memory cycles, achieving 2.5× average instruction throughput versus standard 8051 at same crystal frequency. Its machine cycle requires only 4 clocks (vs. 12), enabling single-cycle instructions down to 121ns at 33MHz.
It integrates two full-duplex UARTs (Serial Port 0 and Serial Port 1), programmable Watchdog Timer, Brownout Monitor, Power-Fail Reset with early-warning interrupt, and 13 interrupt sources-including six external interrupts with configurable edge detection-managed via dedicated SFRs including EXIF, IE, and IP registers.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Core Architecture | 8051-compatible, 4-clock-per-machine-cycle design enabling 2.5× speed gain over standard 8051 at identical crystal frequency |
| Max Clock Frequency | 33MHz crystal support, yielding 82.5MHz apparent execution speed (2.5×) |
| On-Chip Memory | 16kB EPROM program memory + 1kB MOVX-accessible SRAM + 256B direct-addressable scratchpad RAM |
| ROMSIZE Control | Software-selectable internal ROM size (0–16kB) via RMS2–RMS0 bits, enabling dynamic overlap with external Flash |
| Power Management Mode | Configurable CPU clock division by 64 or 1024 for ultra-low-power operation; hardware/software exit supported |
| EMI Reduction | Software-controllable ALE disable (PMR.2) to suppress unnecessary address latch pulses and reduce radiated emissions |
| Serial Interfaces | Two independent full-duplex UARTs (SP0 on P3.0/P3.1; SP1 on P1.2/P1.3), each with dedicated SCON/SBUF registers |
Pinout & Package
DS87C520-MNL is housed in a 40-pin Plastic Dual In-line Package (PDIP) with 0.6-inch width, compatible with standard 8051 socket footprints. Pin functions follow industry-standard 8051 I/O port mapping with enhanced alternate functions.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC (Pin 40) | Positive supply | +5V main power rail; decoupling required per high-speed digital layout guidelines |
| GND (Pin 20) | Digital ground | Reference return path for all digital logic; separate analog ground not required |
| RST (Pin 9) | Reset input | Schmitt-triggered active-high input with internal pulldown; no external RC needed for power-on reset |
| XTAL1 (Pin 19), XTAL2 (Pin 18) | Clock oscillator interface | Supports parallel-resonant AT-cut crystals up to 33MHz; XTAL1 accepts external clock source |
| P0.0–P0.7 (Pins 39–32) | Multiplexed address/data bus | Open-drain bidirectional port; provides AD0–AD7 during ALE pulse for external memory interfacing |
| P1.0–P1.7 (Pins 1–8) | General-purpose I/O / Alternate functions | Includes T2/T2EX, RXD1/TXD1, and INT2–INT5; weak pullups active on reset |
| P2.0–P2.7 (Pins 21–28) | Upper address bus / I/O | Provides A8–A15 during external memory access; retains I/O functionality when not used as address bus |
| P3.0–P3.7 (Pins 10–17) | Multiplexed I/O / System control | Provides RXD0/TXD0, INT0/INT1, T0/T1, WR/RD strobes; essential for memory-mapped peripheral control |
| EA (Pin 31) | External access select | Low = force external program fetch; High = enable internal EPROM; overrides ROMSIZE register setting |
Key Features
| Feature | Design Value |
|---|---|
| Dual Data Pointer (DPTR0/DPTR1) | Enables zero-overhead block memory moves using MOVX @DPTR without reloading address registers |
| Variable MOVX Stretch (CKCON.2–0) | Adjusts external data memory access from 2 to 9 machine cycles per MOVX, eliminating glue logic for slow peripherals |
| ROMSIZE Register (RMS2–RMS0) | Allows runtime reconfiguration of internal ROM boundary (0–16kB), enabling boot-from-Flash with on-chip fallback |
| Power Management Mode (PMM) | Reduces CPU clock rate by factor of 64 or 1024, cutting dynamic power consumption while retaining full interrupt latency |
| Early-Warning Power-Fail Interrupt | Generates interrupt before brownout threshold is reached, allowing safe state save and controlled shutdown |
Applications
| Industrial PLC I/O Module | Medical Infusion Pump Controller |
|---|---|
Use Scenario: Real-time monitoring and actuation of solenoid valves, pressure sensors, and motor drivers in distributed control cabinets. IC Role / Device Role / Timing Role: Primary 8051-compatible controller executing deterministic ladder logic with sub-millisecond I/O scan cycles. Use Value: 4-clock-per-cycle core ensures consistent 121ns instruction timing critical for closed-loop PID execution and synchronized PWM generation. | Use Scenario: Precise volumetric delivery control with safety-critical watchdog supervision and fault logging to nonvolatile memory. IC Role / Device Role / Timing Role: Safety-monitored main processor managing infusion rate calculation, display, keypad, and alarm signaling. Use Value: Programmable Watchdog Timer and Power-Fail Reset with early-warning interrupt guarantee fail-safe shutdown before battery depletion. |
| Legacy Industrial HMI Terminal | Smart Energy Meter Communication Hub |
Use Scenario: Retrofitting aging factory HMIs with modern serial connectivity while preserving existing 8051 firmware and PCB layout. IC Role / Device Role / Timing Role: Drop-in replacement for 8051-based display controllers, adding second UART for Modbus RTU master/slave bridging. Use Value: Pin- and instruction-set compatibility enables firmware reuse; dual UARTs eliminate need for external UART expanders. | Use Scenario: Aggregating meter readings via RS-485 and transmitting via GPRS/LTE modem with secure firmware updates. IC Role / Device Role / Timing Role: Protocol translation engine handling concurrent Modbus slave, DLMS/COSEM parsing, and modem AT command sequencing. Use Value: 1kB MOVX SRAM provides buffer space for packet assembly without external RAM; ROMSIZE enables field-upgradable bootloader. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 8051-compatible microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| DS87C520-MCL | Same silicon, commercial temperature range (0°C to +70°C); identical electrical specs and pinout | Not rated for extended industrial environments; unsuitable for outdoor or uncontrolled ambient deployments | Select DS87C520-MCL only for cost-sensitive indoor applications with stable thermal conditions. |
| DS83C520-MNL | Mask ROM version (not EPROM); otherwise identical architecture, memory map, and peripheral set | Requires factory programming; no field reprogrammability; lower unit cost for high-volume production | Choose DS83C520-MNL when firmware is finalized and volume production justifies mask ROM NRE costs. |
Compared with DS87C520-MCL and DS83C520-MNL, the DS87C520-MNL uniquely combines industrial temperature rating, field-programmable EPROM, and full software configurability of ROMSIZE and MOVX stretch-making it optimal for prototyping, low-to-medium volume industrial control, and applications requiring post-deployment firmware updates.
Availability
DS87C520-MNL is available at Aetrix Electronics and suitable for industrial automation, medical device control, and legacy system upgrades requiring stable component supply across extended temperature ranges and long product lifecycles.
Supply support for DS87C520-MNL includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Maxim Integrated (now part of Analog Devices) is a semiconductor company specializing in precision analog, mixed-signal, and high-reliability microcontrollers for industrial, medical, and communications applications.
The DS87C520-MNL belongs to Maxim's high-speed 8051-compatible microcontroller family, designed specifically to accelerate legacy 8051-based systems without requiring firmware rewrite or PCB redesign-targeting cost-sensitive industrial upgrades and safety-critical embedded controllers.
FAQ
What is the maximum operating frequency of the DS87C520-MNL?
The DS87C520-MNL supports a maximum crystal frequency of 33MHz. At this rate, its 4-clock-per-machine-cycle architecture delivers a peak instruction execution speed of 8.25 million instructions per second (MIPS), with the fastest single-cycle instruction completing in 121ns. This is 2.5× faster than a standard 8051 running at the same crystal frequency, confirmed by Maxim's performance overview documentation.
Does the DS87C520-MNL require an external reset circuit?
No, the DS87C520-MNL does not require an external RC reset circuit. Its RST pin incorporates a Schmitt-trigger input and internal pulldown resistor, enabling reliable power-on reset without external components. The device also includes internal power-on reset generation, making discrete reset ICs or RC networks optional unless specific timing or voltage-threshold requirements exist beyond the built-in specification.
How does the ROMSIZE feature work in the DS87C520-MNL?
The ROMSIZE feature in the DS87C520-MNL uses bits RMS2–RMS0 in SFR location C2h to dynamically configure the upper boundary of on-chip EPROM decoding-from 0kB to 16kB in powers of two. When set to 4kB (0000h–0FFFh), addresses above 0FFFh automatically route to external memory, enabling seamless boot-from-Flash implementations. This register is software-writable via Timed-Access procedure and is reset to 16kB default on power-up.
Can the DS87C520-MNL operate in low-power modes?
Yes, the DS87C520-MNL implements Power Management Mode (PMM) that allows software to divide the system clock by 64 or 1024, reducing the machine cycle rate to 187.5kHz or 11.7kHz at 12MHz crystal. This mode retains full interrupt responsiveness and supports hardware/software exit-making it suitable for battery-powered or thermally constrained industrial nodes where periodic wake-up and burst processing are required.
What is the function of the dual data pointer in the DS87C520-MNL?
The DS87C520-MNL includes two independent 16-bit data pointers: DPTR0 (SFRs 82h/83h) and DPTR1 (SFRs 84h/85h), selected via DPS bit (SFR 86h). This eliminates the need to reload address registers during block memory transfers using MOVX, accelerating operations like firmware updates, display buffer writes, or sensor data buffering-especially when moving data between internal SRAM and external peripherals without CPU intervention.
DS87C520-MNL Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Package/Case:
- 40-DIP (0.600", 15.24mm)
- Series:
- 87C
- Packaging:
- Tube
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Core Processor:
- 8051
- Core Size:
- 8-Bit
- Speed:
- 33MHz
- Connectivity:
- EBI/EMI, SIO, UART/USART
- Peripherals:
- Power-Fail Reset, WDT
- Number of I/O:
- 32
- Program Memory Size:
- 16KB (16K x 8)
- Program Memory Type:
- OTP
- EEPROM Size:
- -
- RAM Size:
- 1K x 8
- Voltage - Supply (Vcc/Vdd):
- 4.5V ~ 5.5V
- Data Converters:
- -
- Oscillator Type:
- External
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Through Hole
- Supplier Device Package:
DS87C520-MNL FAQ
1.How can I place an order for DS87C520-MNL through Aetrix?
Please submit a Request for Quotation (RFQ) for DS87C520-MNL on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for DS87C520-MNL reliable?
The price and inventory of DS87C520-MNL are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for DS87C520-MNL is usually 5 days.
3.What payment methods are accepted for DS87C520-MNL?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for DS87C520-MNL transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for DS87C520-MNL?
DS87C520-MNL orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your DS87C520-MNL order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for DS87C520-MNL?
For technical support, including DS87C520-MNL datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your DS87C520-MNL requirements.
6.How does Aetrix verify that DS87C520-MNL is sourced from the original manufacturer or authorized distributors?
All DS87C520-MNL products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that DS87C520-MNL meets industry standards.
7.What is the process for return or replacement of DS87C520-MNL?
All DS87C520-MNL units undergo pre-shipment inspection (PSI). If there is an issue with DS87C520-MNL, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The DS87C520-MNL part is unused and in its original packaging.
Return procedure for DS87C520-MNL:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
DS87C520-MNL Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

