My Inquiry
My Account
Texas Instruments DS90C031BTMX/NOPB
- Part No.:
- DS90C031BTMX/NOPB
- Manufacturer:
- Texas Instruments
- Category:
- Drivers, Receivers, Transceivers
- Package:
- 16-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
DS90C031BTMX/NOPB.pdf
- Description:
- IC TRANSCEIVER 4/0 16SOIC
- Quantity:
- Payment:
- Shipping:
Inventory:14,771
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
DS90C031BTMX/NOPB from Texas Instruments is a quad CMOS LVDS differential line driver supporting 155.5 Mbps data rates (77.7 MHz), ±350 mV differential signaling, 3.5 ns max propagation delay, and ultra-low 11 mW typical idle power in TRI-STATE mode. It translates TTL/CMOS inputs to low-voltage differential outputs for high-speed point-to-point serial links in industrial video and embedded interfaces.
For engineers reviewing the DS90C031BTMX/NOPB datasheet, DS90C031BTMX/NOPB pinout, DS90C031BTMX/NOPB application, or DS90C031BTMX/NOPB equivalent, this page delivers verified electrical specs, SOIC-16 pin mapping, fail-safe floating-input behavior, LVDS bus termination requirements, and TI-confirmed pin-compatible alternatives for high-speed interface redesigns.
Technical Context
The DS90C031BTMX/NOPB implements a current-mode LVDS driver architecture with fixed 3.4 mA output loop current, delivering 340 mV differential voltage across 100 Ω termination. Its balanced current source design ensures flat quiescent current versus frequency-unlike RS-422 voltage-mode drivers-and eliminates overlap current during switching.
It integrates dual enable logic (EN active-high, EN* active-low OR-ed), power-off high-impedance outputs, and fail-safe circuitry that forces logic "0" on floating inputs. The device conforms strictly to ANSI/TIA/EIA-644 LVDS standards and operates across −40°C to +85°C at 4.5–5.5 V supply.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Data Rate | 155.5 Mbps - supports 77.7 MHz clocked serial links without signal integrity degradation |
| Differential Output Voltage (VOD) | 250–450 mV - ensures ≥240 mV noise margin when terminated into 100 Ω |
| Propagation Delay | 0.5–3.5 ns - enables sub-nanosecond timing alignment across four channels |
| Channel Skew | ≤600 ps - maintains inter-channel timing integrity for parallel LVDS buses |
| Supply Current (Enabled) | 15.4–21.0 mA - low power vs. PECL equivalents while sustaining full-speed operation |
| Power-Off Leakage | ±10 μA - prevents bus contention when VCC is absent |
| Operating Temperature | −40°C to +85°C - qualified for industrial-grade embedded systems deployment |
Pinout & Package
DS90C031BTMX/NOPB uses a narrow-body SOIC-16 package (Package Code D, 150-mil width) with standard JEDEC pinout and RoHS-compliant Sn lead finish.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1, 7, 9, 15 | DIN | TTL/CMOS-compatible input per channel - accepts 0–5 V logic levels without level-shifting |
| 2, 6, 10, 14 | DOUT+ | Non-inverting LVDS output - sources/sinks 3.4 mA to develop +170 mV relative to DOUT− |
| 3, 5, 11, 13 | DOUT− | Inverting LVDS output - completes differential pair; referenced to DOUT+ for noise rejection |
| 4 | EN | Active-high enable - OR-ed with EN*; drives outputs to high-Z when low |
| 12 | EN* | Active-low enable - OR-ed with EN; provides flexible control via either polarity |
| 16 | VCC | +5 V ±10% supply - powers all four drivers; supports industrial rail tolerance |
| 8 | GND | Analog/digital ground reference - shared return path for all channels and enable logic |
Key Features
| Feature | Design Value |
|---|---|
| LVDS Compliance | Fully conforms to ANSI/TIA/EIA-644 - guarantees interoperability with standard LVDS receivers like DS90C032B |
| Power-Off High-Z | Outputs enter high-impedance state when VCC = 0 V - prevents bus loading in hot-swap or redundant driver configurations |
| Fail-Safe Inputs | Guarantees logic "0" output (DOUT+ low, DOUT− high) when DIN pins float - eliminates undefined states in unterminated systems |
| TRI-STATE Control | EN/EN* OR logic enables bidirectional disable - reduces supply current to 2.2–4.0 mA in idle mode |
| Pin Compatibility | Matches footprint of DS26C31, MB571, and 41LG PECL drivers - allows drop-in replacement with no PCB change |
Applications
| Industrial Camera Interface | Flat Panel Display Link |
|---|---|
Use Scenario: Transmitting uncompressed video data from image sensor to FPGA-based frame grabber over 15 cm PCB traces. IC Role / Device Role / Timing Role: LVDS line driver converting parallel CMOS sensor outputs to serialized differential pairs for EMI-resistant transmission. Use Value: 155.5 Mbps throughput and ≤600 ps channel skew preserve pixel timing integrity across four data lanes. |
Use Scenario: Driving LVDS pixel clock and RGB data to TFT-LCD panel in medical monitor with strict jitter limits. IC Role / Device Role / Timing Role: Quad driver generating synchronized clock and three data streams with matched propagation delay. Use Value: 3.5 ns max propagation delay and 400 ps differential skew ensure setup/hold compliance at 77.7 MHz pixel rate. |
| Automotive ADAS Sensor Hub | Test Equipment Digital I/O Module |
Use Scenario: Aggregating radar and camera data streams into centralized domain controller using daisy-chained LVDS links. IC Role / Device Role / Timing Role: Point-to-point LVDS transmitter enabling deterministic latency and fault-tolerant bus operation. Use Value: Power-off high-Z behavior isolates failed nodes; fail-safe logic prevents spurious commands during cold boot. |
Use Scenario: Generating calibrated differential stimulus signals for high-speed digital IC validation in ATE systems. IC Role / Device Role / Timing Role: Precision LVDS source with stable 340 mV differential swing and <1 ns edge jitter. Use Value: 250–450 mV VOD range and ±350 mV signaling meet test head voltage accuracy requirements. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar LVDS driver applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| DS90C031TMX/NOPB | Lacks power-off high-impedance outputs; otherwise identical pinout, timing, and electrical specs | Not suitable for redundant or hot-swap LVDS bus architectures requiring VCC-absent isolation | Select DS90C031BTMX/NOPB when bus contention must be avoided during power sequencing or failure events |
| SN65LVDS046DR | Quad LVDS driver with 400 Mbps capability, 3.3 V only supply, and different enable logic (single EN pin) | Requires 3.3 V system integration and lacks EN*/EN OR functionality; higher speed but less flexible control | Choose SN65LVDS046DR only when migrating to 3.3 V designs and needing >155 Mbps bandwidth |
Compared with DS90C031TMX/NOPB, DS90C031BTMX/NOPB adds critical power-off isolation for fault-tolerant systems; versus SN65LVDS046DR, it retains 5 V compatibility and dual-enable flexibility at lower speed-making it optimal for industrial 5 V LVDS infrastructure upgrades.
Availability
DS90C031BTMX/NOPB is available at Aetrix Electronics and suitable for industrial camera interfaces, flat panel display links, automotive ADAS sensor hubs, and test equipment digital I/O modules requiring stable component supply, long-term lifecycle support, and RoHS-compliant packaging.
Supply support for DS90C031BTMX/NOPB includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and connectivity technologies, with decades of leadership in interface IC design and industrial-grade reliability.
The DS90C031BTMX/NOPB belongs to TI's LVDS interface product line, engineered specifically for high-speed, low-power, noise-immune point-to-point digital interconnects in industrial, medical, and automotive systems.
FAQ
What is the maximum data rate supported by the DS90C031BTMX/NOPB?
The DS90C031BTMX/NOPB supports a maximum data rate of 155.5 Mbps, corresponding to a 77.7 MHz clock frequency. This rating is validated across the full industrial temperature range (−40°C to +85°C) and under 4.5–5.5 V supply conditions, with guaranteed timing margins per the SNLS051B datasheet switching characteristics table.
Does the DS90C031BTMX/NOPB require external termination resistors?
Yes, the DS90C031BTMX/NOPB requires a 100 Ω differential termination resistor placed at the receiver end of the transmission line. As a current-mode LVDS driver, it sources 3.4 mA into the load; the 100 Ω resistor converts this to the specified 340 mV differential output voltage (VOD), which the receiver detects with adequate noise margin.
How does the fail-safe logic function on the DS90C031BTMX/NOPB inputs?
When any DIN input is left floating, the DS90C031BTMX/NOPB's internal fail-safe circuitry forces the corresponding DOUT+ output low and DOUT− high-producing a defined logic "0" state. This prevents metastability or undefined bus states in systems where inputs may be unconnected during initialization or fault conditions.
Can the DS90C031BTMX/NOPB operate with a 3.3 V supply?
No, the DS90C031BTMX/NOPB is specified only for 4.5–5.5 V operation per its Recommended Operating Conditions table. Attempting 3.3 V operation violates absolute maximum ratings and will result in non-functional outputs, excessive skew, or latch-up. For 3.3 V LVDS drivers, consider TI's SN65LVDS046DR instead.
What is the purpose of the EN and EN* pins on the DS90C031BTMX/NOPB?
The EN (active-high) and EN* (active-low) pins on the DS90C031BTMX/NOPB are OR-ed internally to control TRI-STATE output enable. Driving either EN high or EN* low activates the outputs; driving EN low and EN* high disables them, placing all DOUT+/DOUT− pairs in high-impedance mode and reducing supply current to 2.2–4.0 mA for power savings.
DS90C031BTMX/NOPB Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 16-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Type:
- Driver
- Protocol:
- LVDS
- Number of Drivers/Receivers:
- 4/0
- Duplex:
- -
- Receiver Hysteresis:
- -
- Data Rate:
- -
- Voltage - Supply:
- 4.5V ~ 5.5V
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-SOIC
DS90C031BTMX/NOPB FAQ
1.How can I place an order for DS90C031BTMX/NOPB through Aetrix?
Please submit a Request for Quotation (RFQ) for DS90C031BTMX/NOPB on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for DS90C031BTMX/NOPB reliable?
The price and inventory of DS90C031BTMX/NOPB are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for DS90C031BTMX/NOPB is usually 5 days.
3.What payment methods are accepted for DS90C031BTMX/NOPB?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for DS90C031BTMX/NOPB transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for DS90C031BTMX/NOPB?
DS90C031BTMX/NOPB orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your DS90C031BTMX/NOPB order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for DS90C031BTMX/NOPB?
For technical support, including DS90C031BTMX/NOPB datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your DS90C031BTMX/NOPB requirements.
6.How does Aetrix verify that DS90C031BTMX/NOPB is sourced from the original manufacturer or authorized distributors?
All DS90C031BTMX/NOPB products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that DS90C031BTMX/NOPB meets industry standards.
7.What is the process for return or replacement of DS90C031BTMX/NOPB?
All DS90C031BTMX/NOPB units undergo pre-shipment inspection (PSI). If there is an issue with DS90C031BTMX/NOPB, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The DS90C031BTMX/NOPB part is unused and in its original packaging.
Return procedure for DS90C031BTMX/NOPB:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
DS90C031BTMX/NOPB Tags
-
ATA6561-GAQW-N
Microchip Technology
-
ATA6561-GBQW-N
Microchip Technology
-
AM26LS32ACDR
Texas Instruments
-
SP485CN-L/TR
MaxLinear, Inc.
-
SP485EN-L/TR
MaxLinear, Inc.
-
SP485EEN-L/TR
MaxLinear, Inc.
-
SP485ECN-L/TR
MaxLinear, Inc.
-
THVD1400DR
Texas Instruments
-
AM26C31IDR
Texas Instruments
-
TLIN1021ADRQ1
Texas Instruments
-
MAX232IDR
Texas Instruments
-
AM26C32IDR
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
