Texas Instruments DS90C031WRQMLV
- Part No.:
- DS90C031WRQMLV
- Manufacturer:
- Texas Instruments
- Category:
- Drivers, Receivers, Transceivers
- Package:
- 16-CFlatPack
- Datasheet:
-
DS90C031WRQMLV.pdf
- Description:
- IC TRANSCEIVER 4/0 16CFP
- Quantity:
- Payment:

- Shipping:

Inventory:2,227
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
DS90C031WRQMLV from Texas Instruments is a radiation-hardened quad CMOS LVDS differential line driver designed for high-speed point-to-point interfaces in aerospace and defense systems. It accepts TTL/CMOS inputs, delivers ±350 mV differential output swing into 100 Ω, supports TRI-STATE control via dual enable pins (EN/EN*), operates from −55°C to +125°C, and dissipates only 11 mW in disabled state.
For engineers reviewing the DS90C031WRQMLV datasheet, DS90C031WRQMLV pinout, DS90C031WRQMLV application, or DS90C031WRQMLV equivalent, key selection criteria include radiation tolerance (100 krad(Si)), low differential skew (≤3.0 ns), fail-safe floating-input logic, power-off high-impedance outputs, and compatibility with IEEE 1596.3 and TIA LVDS standards.
Technical Context
The DS90C031WRQMLV implements a current-mode LVDS driver architecture with fixed 3.4 mA loop current, delivering 340 mV differential voltage across 100 Ω termination. Its dual enable structure (EN active-high, EN* active-low, OR-ed) enables robust bus arbitration in multi-driver configurations.
It features fail-safe input logic that guarantees defined output states when inputs float, and power-off high-impedance outputs prevent bus loading when VCC is absent-critical for hot-swap and redundancy applications in avionics and satellite subsystems.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Supply Voltage | +4.5 V to +5.5 V - supports standard 5 V rail with ±10% tolerance for mission-critical stability |
| Differential Output Voltage (VOD) | 250–450 mV - ensures reliable LVDS signaling margin over temperature and radiation exposure |
| Propagation Delay | 0.5–5.0 ns - enables >200 Mbps data rates in deterministic timing paths |
| Differential Skew | ≤3.0 ns - maintains inter-channel timing alignment for parallel data buses |
| Supply Current (Enabled) | 25 mA typical - low static power vs. ECL/PECL alternatives, reducing thermal load |
| Supply Current (Disabled) | 10 mA typical - ultra-low idle state supports dynamic power gating |
| Radiation Tolerance | 100 krad(Si) TID - qualified per MIL-STD-883 Method 1019.7 for space and nuclear environments |
Pinout & Package
DS90C031WRQMLV is packaged in a 16-pin Ceramic Flatpack (CFP, NAD0016A), hermetically sealed for high-reliability operation in extreme thermal and radiation environments.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1, 7, 9, 15 | DI | TTL/CMOS-compatible digital input per channel - accepts 0.8 V / 2.0 V logic thresholds |
| 2, 6, 10, 14 | DO+ | Non-inverting LVDS output - sources/sinks 3.4 mA into 100 Ω termination |
| 3, 5, 11, 13 | DO− | Inverting LVDS output - complements DO+ to generate differential pair |
| 4 | EN | Active-high enable - OR-ed with EN* for flexible bus control and fault-tolerant disable |
| 12 | EN* | Active-low enable - provides redundant disable path; both EN and EN* must be inactive to tri-state |
| 16 | VCC | +5 V supply pin - requires local 0.1 µF ceramic decoupling per package |
| 8 | GND | Ground reference - shared return for all four channels and enable logic |
Key Features
| Feature | Design Value |
|---|---|
| Power-off high-impedance outputs | Enables safe multi-drop bus sharing without signal contention when VCC is unpowered |
| Fail-safe input logic | Guarantees defined output state (high-Z or known level) on floating DI pins - eliminates metastability in unconnected traces |
| TRI-STATE dual-enable interface | OR-ed EN/EN* allows either active-high or active-low control, simplifying FPGA/CPLD interface design |
| Low channel-to-channel skew | ≤3.0 ns max ensures synchronous sampling of parallel LVDS data lanes (e.g., video pixel clocks) |
| IEEE 1596.3 & TIA LVDS compliance | Validated interoperability with industry-standard LVDS receivers including DS90C032, enabling drop-in system integration |
Applications
| Avionics Data Bus Interface | Satellite Payload Telemetry Link |
|---|---|
Use Scenario: Transmitting high-speed sensor data from inertial measurement units (IMUs) to flight computers over shielded twisted-pair cabling in jet aircraft. IC Role / Device Role / Timing Role: LVDS line driver converting parallel CMOS data to noise-immune differential signals for 10–100 Mbps serial links. Use Value: Radiation tolerance and −55°C to +125°C operation ensure uninterrupted function during rapid thermal cycling and cosmic ray exposure. | Use Scenario: Driving telemetry streams from star trackers and radiation monitors to onboard processors in LEO satellites. IC Role / Device Role / Timing Role: Quad-channel LVDS transmitter providing synchronized clock and data lanes to downlink subsystems. Use Value: Low differential skew (<3 ns) preserves timing integrity across multi-bit parallel telemetry words under total ionizing dose stress. |
| Redundant Flight Control Network | Nuclear Reactor Monitoring System |
Use Scenario: Implementing dual-active CAN/LVDS hybrid backplanes where DS90C031WRQMLV drives isolated differential pairs between controller nodes. IC Role / Device Role / Timing Role: Fault-mitigating line driver with power-off high-Z outputs allowing seamless switchover between primary and backup controllers. Use Value: Enables hot-swap capability without bus contention - critical for fail-operational flight control architectures. | Use Scenario: Transmitting real-time neutron flux and temperature readings from reactor core sensors to safety-grade PLCs in containment buildings. IC Role / Device Role / Timing Role: Radiation-hardened physical layer driver interfacing FPGA-based acquisition modules to hardened fiber or copper links. Use Value: 100 krad(Si) TID rating and SEL immunity to 103 MeV·cm²/mg ensure long-term reliability in high-dose gamma/neutron fields. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar LVDS driver applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| DS90C031E-QML | 20-pin LCCC package (NAJ0020A); higher θJA (78°C/W); same electrical specs and radiation rating | Better thermal performance in conduction-cooled modules; larger footprint limits PCB density | Select when board-level heat sinking favors LCCC geometry or legacy socket compatibility is required |
| SN65LVDS048A-SP | Quad LVDS driver with integrated 100 Ω termination; no external resistor needed; lower VOD (250 mV min); not radiation-hardened | Designed for commercial-space hybrids; lacks QML-V qualification and TID assurance | Use only in non-radiation environments where space savings and simplified layout outweigh hardening requirements |
Compared with DS90C031E-QML, DS90C031WRQMLV offers smaller CFP footprint and lower thermal resistance (θJC = 14°C/W), while SN65LVDS048A-SP trades radiation assurance for integration - making DS90C031WRQMLV the sole choice for certified Class V or Class Y space applications requiring full QML-V traceability.
Availability
DS90C031WRQMLV is available at Aetrix Electronics and suitable for avionics data buses, satellite telemetry links, redundant flight control networks, and nuclear reactor monitoring systems requiring stable component supply across extended product lifecycles.
Supply support for DS90C031WRQMLV includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and high-reliability technologies for aerospace, defense, and industrial markets.
The DS90C031WRQMLV belongs to TI's QML-V radiation-hardened interface portfolio, engineered specifically for deterministic, low-skew LVDS signaling in mission-critical platforms where failure is not an option.
FAQ
What is the radiation hardness specification for DS90C031WRQMLV?
The DS90C031WRQMLV is radiation-hardened to 100 krad(Si) total ionizing dose (TID), qualified per MIL-STD-883 Method 1019.7 Condition A. It also demonstrates single-event latch-up (SEL) immunity up to 103 MeV·cm²/mg. These ratings are verified through wafer-level testing and documented in the official TI QML-V certification report for DS90C031WRQMLV.
Does DS90C031WRQMLV support hot-swap or power-off bus isolation?
Yes, DS90C031WRQMLV provides true power-off high-impedance LVDS outputs. When VCC is removed or unpowered, the DO+/DO− terminals enter a high-Z state, preventing loading of the differential bus. This feature is explicitly validated in the datasheet and enables safe insertion/removal in redundant avionics backplanes without disrupting adjacent nodes.
What is the meaning of the dual enable pins (EN and EN*) on DS90C031WRQMLV?
The EN (active-high) and EN* (active-low) pins on DS90C031WRQMLV are internally OR-ed, allowing either signal to independently disable all four drivers. This dual-enable architecture supports flexible control logic - e.g., one pin driven by FPGA GPIO, the other tied to system reset - enhancing fault tolerance in safety-critical DS90C031WRQMLV deployments.
Can DS90C031WRQMLV drive standard 100 Ω LVDS receivers like DS90C032?
Yes, DS90C031WRQMLV is fully compatible with the companion DS90C032 LVDS receiver and meets IEEE 1596.3 and proposed TIA LVDS standards. Its 340 mV typical differential output voltage into 100 Ω termination delivers ≥240 mV noise margin at the receiver input, ensuring robust interoperability in point-to-point links specified in the DS90C031WRQMLV application notes.
What package type and pin count does DS90C031WRQMLV use?
DS90C031WRQMLV uses a 16-pin Ceramic Flatpack (CFP) package designated NAD0016A. This hermetic, leadless ceramic package is optimized for high-reliability military and space applications, with dimensions of 10.414 mm × 6.35 mm × 2.33 mm max height and JEDEC-compliant land pattern requirements.
DS90C031WRQMLV Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 16-CFlatPack
- Packaging:
- Tube
- Product Status:
- Active
- Type:
- Driver
- Protocol:
- LVDS
- Number of Drivers/Receivers:
- 4/0
- Duplex:
- -
- Receiver Hysteresis:
- -
- Data Rate:
- -
- Voltage - Supply:
- 4.5V ~ 5.5V
- Operating Temperature:
- -55°C ~ 125°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-CFP
DS90C031WRQMLV FAQ
1.How can I place an order for DS90C031WRQMLV through Aetrix?
Please submit a Request for Quotation (RFQ) for DS90C031WRQMLV on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for DS90C031WRQMLV reliable?
The price and inventory of DS90C031WRQMLV are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for DS90C031WRQMLV is usually 5 days.
3.What payment methods are accepted for DS90C031WRQMLV?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for DS90C031WRQMLV transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for DS90C031WRQMLV?
DS90C031WRQMLV orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your DS90C031WRQMLV order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for DS90C031WRQMLV?
For technical support, including DS90C031WRQMLV datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your DS90C031WRQMLV requirements.
6.How does Aetrix verify that DS90C031WRQMLV is sourced from the original manufacturer or authorized distributors?
All DS90C031WRQMLV products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that DS90C031WRQMLV meets industry standards.
7.What is the process for return or replacement of DS90C031WRQMLV?
All DS90C031WRQMLV units undergo pre-shipment inspection (PSI). If there is an issue with DS90C031WRQMLV, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The DS90C031WRQMLV part is unused and in its original packaging.
Return procedure for DS90C031WRQMLV:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
DS90C031WRQMLV Tags

-
ATA6561-GAQW-N
Microchip Technology

-
ATA6561-GBQW-N
Microchip Technology
-
AM26LS32ACDR
Texas Instruments

-
SP485CN-L/TR
MaxLinear, Inc.

-
SP485EN-L/TR
MaxLinear, Inc.

-
SP485EEN-L/TR
MaxLinear, Inc.

-
SP485ECN-L/TR
MaxLinear, Inc.

-
THVD1400DR
Texas Instruments
-
AM26C31IDR
Texas Instruments

-
TLIN1021ADRQ1
Texas Instruments
-
MAX232IDR
Texas Instruments
-
AM26C32IDR
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
