My Inquiry
My Account
Texas Instruments DS90CF363BMTX/NOPB
- Part No.:
- DS90CF363BMTX/NOPB
- Manufacturer:
- Texas Instruments
- Category:
- Specialized
- Package:
- 48-TFSOP (0.240", 6.10mm Width)
- Datasheet:
-
DS90CF363BMTX/NOPB.pdf
- Description:
- IC INTERFACE SPECIALIZED 48TSSOP
- Quantity:
- Payment:
- Shipping:
Inventory:1,286
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
DS90CF363BMTX/NOPB from Texas Instruments is a +3.3V programmable LVDS transmitter for 18-bit flat panel display (FPD) Link, supporting 18–68 MHz shift clock and delivering up to 1.3 Gbps throughput across three LVDS data lanes plus one LVDS clock lane. It converts 21-bit CMOS/TTL inputs (18 RGB + 3 control) into LVDS streams with 345 mV typical differential swing and <130 mW power consumption at 65 MHz grayscale operation. Used in LCD timing interfaces for VGA/SVGA/XGA/Dual Pixel SXGA panels.
For engineers reviewing the DS90CF363BMTX/NOPB datasheet, DS90CF363BMTX/NOPB pinout, DS90CF363BMTX/NOPB application, or DS90CF363BMTX/NOPB equivalent, key selection criteria include FPD-Link falling-edge strobe compatibility, spread-spectrum clock support up to ±2.5% center spread, TSSOP-48 package constraints, and 3.3V-only TTL/LVCMOS input tolerance - all critical for embedded display interface design and EMI-sensitive flat-panel systems.
Technical Context
The DS90CF363BMTX/NOPB implements a fixed falling-edge strobe architecture synchronized to TxCLKIN, sampling 21 bits per clock cycle and transmitting them across four LVDS links (three data, one clock). Its integrated PLL requires no external components and locks within 10 ms, supporting stable clock forwarding without translation logic when paired with the DS90CF366 receiver.
It features input clock detection that forces all LVDS outputs low when TxCLKIN is missing and /PD is high, and supports robust input sequencing - clock/data may be applied before or after power-up or /PD deassertion. Spread-spectrum clock tracking is validated for modulation frequencies ≤100 kHz with ±2.5% center or −5% down spread.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Supply Voltage | 3.0–3.6 V - Requires single 3.3V rail; not 5V tolerant; separate VCC, PLL VCC, and LVDS VCC pins enable optimized noise isolation. |
| Data Rate | Up to 1.3 Gbps total - Achieved at 65 MHz clock: 455 Mbps per LVDS data channel × 3 lanes + clock lane, enabling 170 MB/s bandwidth for high-resolution grayscale displays. |
| Differential Swing | 250–450 mV (typ 345 mV) - Low-EMI LVDS output compliant with TIA/EIA-644, reducing radiated emissions in cable-constrained display interconnects. |
| Power Consumption | <130 mW typ @65 MHz - 40% lower than BiCMOS alternatives; power-down mode draws <37 µW, enabling dynamic panel power gating. |
| Timing Margins | TSTC ≥2.5 ns, THTC ≥0.5 ns - Tight setup/hold ensures reliable sampling of 18-bit RGB + 3 control signals under worst-case process/voltage/temperature conditions. |
| Operating Temp | −10°C to +70°C - Industrial-grade temperature range suitable for commercial and industrial LCD controller modules. |
| Spread Spectrum | Supports 100 kHz modulation with ±2.5% center or −5% down spread - Reduces peak EMI by spreading energy across frequency band without affecting pixel timing integrity. |
Pinout & Package
DS90CF363BMTX/NOPB is housed in a 48-pin TSSOP (DGG0048A) package, 12.6 mm × 6.2 mm × 1.2 mm max height, RoHS-compliant with Sn lead finish and MSL Level-2-260°C-1 year rating.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| TxIN[0:20] | CMOS/TTL Input | 21-bit parallel input: 6R/6G/6B + FPLINE/FPFRAME/DRDY; accepts 3.3V LVTTL/LVCMOS only; not 5V tolerant. |
| FPSHIFT IN (TxCLKIN) | Input Clock | Falling-edge strobe clock input (18–68 MHz); triggers sampling of all 21 TxIN bits; enables SSCG tracking. |
| TxCLK OUT+/− | LVDS Clock Output | Differential clock output pair; phase-aligned with data; used by FPD-Link receiver for synchronous deserialization. |
| TxOUT+[0:2]/TxOUT−[0:2] | LVDS Data Output | Three differential LVDS data pairs carrying serialized 18-bit RGB + 3 control bits; each pair runs at same rate as TxCLKIN. |
| PWR DOWN | Control Input | Active-low TTL input; asserts TRI-STATE on all LVDS outputs and disables PLL; recovery delay ≤100 ns. |
| VCC / PLL VCC / LVDS VCC | Power Supplies | Three independent 3.3V supply pins - decoupled separately to minimize noise coupling between logic, PLL, and LVDS driver domains. |
| GND / PLL GND / LVDS GND | Ground Returns | Four dedicated ground pins: 4× TTL GND, 2× PLL GND, 3× LVDS GND - ensure clean return paths for mixed-signal operation. |
Key Features
| Feature | Design Value |
|---|---|
| Falling-edge strobe architecture | Fixed falling-edge sampling eliminates need for external clock inversion or logic translation when interfacing with standard graphics controllers. |
| No external PLL components | Integrated PLL achieves lock in ≤10 ms with no external capacitors or resistors - reduces BOM count and layout area in space-constrained display modules. |
| Input clock detection | Automatically pulls all LVDS outputs low if TxCLKIN is absent and /PD is high - prevents undefined data transmission during clock loss or startup glitches. |
| Robust input sequencing | Allows TxCLKIN and TxIN signals to be applied before or after power-up or /PD assertion - simplifies power management in multi-rail display subsystems. |
| Spread-spectrum clock support | Accurately tracks SSCG inputs up to 100 kHz modulation with ±2.5% center or −5% down spread - meets CISPR-22/EN55022 Class B EMI limits without shielding. |
| Low-profile TSSOP-48 | 12.6 × 6.2 mm footprint with 0.5 mm pitch - enables compact routing on thin display controller PCBs while maintaining thermal performance up to 70°C ambient. |
Applications
| Embedded LCD Controller Interface | Industrial Panel PC Display Link |
|---|---|
|
Use Scenario: Interfacing an FPGA-based graphics controller to a 1024×768 XGA LCD panel via twisted-pair cable. IC Role / Device Role / Timing Role: Converts parallel 18-bit RGB + sync signals into serialized LVDS streams synchronized to a falling-edge 65 MHz pixel clock. Use Value: Replaces wide TTL buses with narrow 4-lane LVDS, cutting cable cost/weight by >60% and reducing EMI by >15 dB over 100–500 MHz. |
Use Scenario: Driving dual-pixel SXGA (1280×1024) display in factory HMI with strict EMC requirements. IC Role / Device Role / Timing Role: LVDS transmitter enforcing tight set/hold margins (TSTC ≥2.5 ns) and SSCG tracking to meet EN61000-6-3 radiated emission limits. Use Value: Enables certified Class B compliance without metal shielding or ferrites, lowering system BOM and assembly cost. |
| Medical Diagnostic Monitor Interface | Automotive Infotainment Display Module |
|
Use Scenario: Transmitting high-fidelity grayscale video from imaging ASIC to diagnostic-grade LCD in portable ultrasound device. IC Role / Device Role / Timing Role: Provides 170 MB/s bandwidth with <130 mW active power and <37 µW power-down state for battery-aware operation. Use Value: Extends battery life while maintaining pixel-perfect timing integrity across temperature range (−10°C to +70°C). |
Use Scenario: Connecting SoC video output to central dashboard LCD in automotive infotainment head unit. IC Role / Device Role / Timing Role: Acts as pin-compatible drop-in replacement for DS90CF363A, enabling seamless migration to lower-power 3.3V FPD-Link. Use Value: Eliminates redesign risk - identical pinout, timing, and registerless operation reduce qualification time by ~3 weeks. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar LVDS FPD-Link transmitter applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| DS90CF363AMTX/NOPB | Predecessor version; lacks spread-spectrum clock support and has higher power draw (~180 mW @65 MHz). | Not suitable for new designs requiring EMI reduction via SSCG; acceptable where legacy compatibility is prioritized over efficiency. | Select DS90CF363BMTX/NOPB for new designs needing SSCG, lower power, or improved set/hold timing. |
| SN75LVDS84PWR | 18-bit LVDS transmitter with 3.3V supply but no integrated PLL; requires external clock buffer and lacks input clock detection. | Needs additional components for clock conditioning; no automatic clock-loss response; less robust in unstable clock environments. | Choose DS90CF363BMTX/NOPB when PLL integration, SSCG, and fault-resilient clock handling are required. |
Compared with DS90CF363AMTX/NOPB, the DS90CF363BMTX/NOPB delivers 40% lower power and certified SSCG support; versus SN75LVDS84PWR, it eliminates external PLL components and adds clock-loss safety logic - making it optimal for compact, EMI-sensitive, and reliability-critical display links.
Availability
DS90CF363BMTX/NOPB is available at Aetrix Electronics and suitable for embedded LCD controller interfaces, industrial panel PCs, medical diagnostic monitors, and automotive infotainment display modules requiring stable component supply, long-term lifecycle assurance, and RoHS-compliant packaging.
Supply support for DS90CF363BMTX/NOPB includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and connectivity technologies, with decades of expertise in high-speed interface ICs and display solutions.
The DS90CF363BMTX/NOPB belongs to TI's FPD-Link family, engineered specifically for low-EMI, high-bandwidth digital video transmission in flat-panel displays - balancing signal integrity, power efficiency, and system-level simplicity.
FAQ
What is the maximum supported pixel clock frequency for DS90CF363BMTX/NOPB?
The DS90CF363BMTX/NOPB supports a TxCLKIN frequency range of 18 MHz to 68 MHz, with full specification validation at 65 MHz. At 65 MHz, it delivers 170 MB/s bandwidth and 455 Mbps per LVDS data lane. Operation beyond 68 MHz is not characterized or guaranteed per the official datasheet SNLS180D.
Is DS90CF363BMTX/NOPB pin-compatible with DS90CF363AMTX/NOPB?
Yes, DS90CF363BMTX/NOPB is a pin-for-pin replacement for DS90CF363AMTX/NOPB, sharing identical TSSOP-48 pinout, signal mapping, and power pin configuration. The upgrade adds spread-spectrum clock support, tighter timing margins, and reduced power consumption without requiring PCB changes.
Does DS90CF363BMTX/NOPB support 5V logic inputs?
No, DS90CF363BMTX/NOPB accepts only 3.3V LVTTL/LVCMOS input levels on all TxIN and control pins. It is not 5V tolerant - applying 5V signals risks damage. Systems using 5V graphics controllers require level-shifting circuitry before connecting to DS90CF363BMTX/NOPB inputs.
How does the input clock detection feature function in DS90CF363BMTX/NOPB?
When the TxCLKIN signal is absent and the PWR DOWN pin is held high, DS90CF363BMTX/NOPB forces all six LVDS output pairs (TxCLK OUT± and three TxOUT± lanes) to logic low. This prevents spurious data transmission during clock loss, startup, or sleep-mode transitions - enhancing system reliability in display interfaces.
What are the recommended decoupling practices for DS90CF363BMTX/NOPB power supplies?
TI recommends separate 0.1 µF ceramic decoupling capacitors placed near each of the three VCC domains: VCC (TTL logic), PLL VCC, and LVDS VCC. Each capacitor should connect directly to its respective ground plane (GND, PLL GND, LVDS GND) with minimal trace length to suppress noise coupling between functional blocks.
DS90CF363BMTX/NOPB Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 48-TFSOP (0.240", 6.10mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Applications:
- -
- Interface:
- -
- Voltage - Supply:
- 3V ~ 3.6V
- Supplier Device Package:
- 48-TSSOP
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
DS90CF363BMTX/NOPB FAQ
1.How can I place an order for DS90CF363BMTX/NOPB through Aetrix?
Please submit a Request for Quotation (RFQ) for DS90CF363BMTX/NOPB on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for DS90CF363BMTX/NOPB reliable?
The price and inventory of DS90CF363BMTX/NOPB are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for DS90CF363BMTX/NOPB is usually 5 days.
3.What payment methods are accepted for DS90CF363BMTX/NOPB?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for DS90CF363BMTX/NOPB transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for DS90CF363BMTX/NOPB?
DS90CF363BMTX/NOPB orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your DS90CF363BMTX/NOPB order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for DS90CF363BMTX/NOPB?
For technical support, including DS90CF363BMTX/NOPB datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your DS90CF363BMTX/NOPB requirements.
6.How does Aetrix verify that DS90CF363BMTX/NOPB is sourced from the original manufacturer or authorized distributors?
All DS90CF363BMTX/NOPB products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that DS90CF363BMTX/NOPB meets industry standards.
7.What is the process for return or replacement of DS90CF363BMTX/NOPB?
All DS90CF363BMTX/NOPB units undergo pre-shipment inspection (PSI). If there is an issue with DS90CF363BMTX/NOPB, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The DS90CF363BMTX/NOPB part is unused and in its original packaging.
Return procedure for DS90CF363BMTX/NOPB:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
DS90CF363BMTX/NOPB Tags
-
NVT4857UKAZ
NXP Semiconductors
-
TCA8418RTWR
Texas Instruments
-
PCA9546APWR
Texas Instruments
-
MD0100N8-G
Microchip Technology
-
PCA9548APW,118
NXP Semiconductors
-
PCA9540BDP,118
NXP Semiconductors
-
PCA9548APWR
Texas Instruments
-
PCA9546APW,118
NXP Semiconductors
-
PTN3360DBS,518
NXP Semiconductors
-
PCA9546ABS,118
NXP Semiconductors
-
PCA9518PWR
Texas Instruments
-
PCA9545APW,118
NXP Semiconductors
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
