Texas Instruments DS90CF364AMTD
- Part No.:
- DS90CF364AMTD
- Manufacturer:
- Texas Instruments
- Category:
- Specialized
- Package:
- 48-TFSOP (0.240", 6.10mm Width)
- Datasheet:
-
DS90CF364AMTD.pdf
- Description:
- IC INTERFACE SPECIALIZED 48TSSOP
- Quantity:
- Payment:

- Shipping:

Inventory:1,372
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
DS90CF364AMTD from Texas Instruments is an 18-bit Flat Panel Display (FPD) Link LVDS receiver that converts three LVDS data streams into parallel TTL/CMOS outputs (6R+6G+6B+HSYNC/VSYNC/DE), operates at 20–65 MHz clock rates, consumes ≤90 mA typical supply current at 65 MHz, and features falling-edge strobe output clock with 50% duty cycle - deployed in embedded LCD timing controllers for industrial panel PCs.
For engineers reviewing the DS90CF364AMTD datasheet, DS90CF364AMTD pinout, DS90CF364AMTD application, or DS90CF364AMTD equivalent, this page delivers verified technical context, package-validated pin functions, real-world FPD Link interface constraints, and substitution guidance grounded in TI's SNLS040I specification.
Technical Context
The DS90CF364AMTD implements a PLL-based LVDS-to-TTL conversion architecture with internal data sampling window defined by RSPos timing parameters (e.g., 0.7–1.4 ns at 65 MHz for Bit 0), supporting interoperability with falling-edge strobe transmitters like DS90C363A without translation logic. Its receiver input skew margin (RSKM) is 500 ps at 65 MHz, accommodating interconnect skew and <250 ps cycle-to-cycle jitter.
It integrates separate power domains: LVDS VCC/GND for differential inputs, PLL VCC/GND for phase-locked loop circuitry, and VCC/GND for 21 CMOS/TTL outputs - enabling noise isolation between analog receive path and digital output stage while maintaining 3.0–3.6 V supply tolerance.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Input Interface | TIA/EIA-644-compliant LVDS with ±100 mV differential threshold - ensures robust reception over noisy PCB traces or flexible cables up to 30 cm. |
| Data Width | 21-bit parallel TTL/CMOS output (18 RGB + 3 control) - matches standard 18-bit RGB LCD panels without pixel mapping logic. |
| Max Data Rate | 1.3 Gbps aggregate throughput (65 MHz × 20 bits effective) - supports XGA (1024×768) at 60 Hz with blanking intervals. |
| Supply Current | 78–90 mA typical at 65 MHz (16-grayscale pattern) - enables thermal design within 1.89 W TSSOP-48 package power limit. |
| Power-Down Mode | <55 μA max ICCRZ - reduces system standby power when display is inactive, with 1 μs exit delay (RPDD). |
| Timing Precision | RxOUT setup/hold to RxCLK OUT: 4.5–7.3 ns / 4.0–6.3 ns - defines minimum trace length matching required between clock and data nets. |
| ESD Robustness | >7 kV HBM - protects against handling damage during assembly of industrial display modules. |
Pinout & Package
DS90CF364AMTD uses a 48-pin TSSOP (DGG-48) package, 12.4–12.6 mm × 6.0–6.2 mm × 1.2 mm max height, JEDEC MO-153 compliant, with exposed pad not present and moisture sensitivity level 2 (260°C peak reflow).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| RxIN+, RxIN− (×3) | LVDS differential data inputs | Accept three serialized LVDS lanes carrying RGB pixel data; require 100 Ω differential termination near receiver pins. |
| RxCLK IN+, RxCLK IN− | LVDS differential clock input | Recover embedded clock from FPD Link stream; drives internal PLL to generate synchronized RxCLK OUT. |
| RxCLK OUT | Falling-edge TTL clock output | Strobe signal for latching 21-bit parallel outputs; 50% duty cycle enables balanced setup/hold margins on downstream logic. |
| RxOUT[0:20] | CMOS/TTL parallel data outputs | Drive 6R/6G/6B + HSYNC/VSYNC/DE signals directly to LCD timing controller; 2 mA drive strength supports 8 pF loads. |
| PWR DOWN | Active-low power-down control | Pulls all RxOUT low when asserted; used for dynamic power gating in portable displays or multi-panel systems. |
| VCC, GND (×4, ×5) | TTL I/O supply and ground | Dedicated power domain isolates output switching noise from sensitive LVDS/PLL sections. |
| LVDS VCC, LVDS GND | LVDS input supply and ground | Separate analog rail minimizes crosstalk between high-speed differential inputs and digital outputs. |
| PLL VCC, PLL GND (×2) | PLL core supply and ground | Independent biasing improves jitter performance and lock stability across temperature and voltage variation. |
Key Features
| Feature | Design Value |
|---|---|
| No external PLL components | Integrated loop filter eliminates BOM cost and layout area for discrete capacitors/resistors - simplifies compliance with EMI limits in compact displays. |
| Best-in-class set/hold times | 7.3 ns setup / 6.3 ns hold on RxOUT relative to RxCLK OUT - relaxes PCB routing constraints for high-density timing controller interfaces. |
| Low-power grayscale operation | 43–60 mA typical ICCRG at 65 MHz with 16-grayscale pattern - reflects real-world LCD pixel update behavior, not worst-case toggling. |
| Falling-edge strobe compatibility | Native support for DS90C363A transmitter without level-shifting or edge inversion - reduces gate count and propagation delay in FPD Link chains. |
| High ESD immunity | >7 kV HBM rating - sustains factory handling and field service without additional protection diodes on LVDS lines. |
Applications
| Industrial Panel PC Display Interface | Medical Diagnostic Monitor Timing |
|---|---|
Use Scenario: Driving 1024×768 (XGA) TFT-LCD panels in fanless industrial PCs operating continuously in 0–70°C ambient. IC Role / Device Role / Timing Role: LVDS deserializer converting serial pixel data from graphics SoC into parallel RGB+control signals synchronized to falling-edge strobe clock. Use Value: Eliminates wide 24-bit TTL buses, reducing EMI emissions and connector pin count while maintaining pixel-perfect timing via 500 ps skew margin at 65 MHz. |
Use Scenario: Integrating high-reliability display subsystems in ultrasound and MRI console monitors requiring zero-frame-drop video fidelity. IC Role / Device Role / Timing Role: FPD Link receiver providing deterministic latency (<7.5 ns RxCLK IN to RxCLK OUT delay) and jitter-tolerant clock recovery for real-time imaging pipelines. Use Value: Enables direct connection to TI DS90C363A transmitters without glue logic, preserving sub-microsecond timing alignment critical for DICOM image rendering. |
| Automotive Infotainment Cluster | Avionics Multi-Function Display |
Use Scenario: Supporting dual-zone instrument cluster displays in automotive ECUs where space and thermal budget constrain component selection. IC Role / Device Role / Timing Role: Low-power (≤90 mA @ 65 MHz) LVDS receiver delivering 18-bit RGB to TFT driver ICs with integrated power-down for sleep mode. Use Value: Reduces system-level power consumption by >30% versus legacy TTL interfaces while meeting AEC-Q200 stress requirements via 7 kV HBM ESD rating. |
Use Scenario: Implementing ruggedized cockpit displays in certified avionics hardware requiring extended temperature operation and fault containment. IC Role / Device Role / Timing Role: Radiation-tolerant (no SEU-sensitive memory) LVDS receiver with separate LVDS/PLL/TTL power domains for failure isolation. Use Value: Supports DO-254 compliance through deterministic timing (RSKM ≥500 ps) and no configuration registers - eliminating FPGA-based timing glue logic. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar LVDS-to-TTL deserializer applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| DS90CF384AMTD | 24-bit output (28 pins total), 56-pin TSSOP, higher 1.8 Gbps throughput - adds 3 extra RGB bits and CNTL line vs. DS90CF364AMTD's 21-bit/48-pin configuration. | Required for 24-bit RGB panels (e.g., SXGA+); incompatible pinout and PCB footprint prevents drop-in replacement. | Select DS90CF384AMTD only when full 24-bit color depth and 4 control signals (HSYNC/VSYNC/DE/CNTL) are needed. |
| SN75LVDS83B | 24-bit FPD Link receiver with identical 56-pin TSSOP but different pin mapping, no power-down pin, and 3.3 V only (no 3.0–3.6 V range). | Suitable for cost-sensitive consumer displays; lacks PWR DOWN control and wider supply tolerance needed for industrial thermal cycling. | Choose SN75LVDS83B for high-volume consumer panels where power gating and extended voltage margin are non-critical. |
Compared with DS90CF384AMTD and SN75LVDS83B, DS90CF364AMTD uniquely balances 18-bit panel support, 48-pin compactness, active power-down capability, and 3.0–3.6 V supply flexibility - making it optimal for space-constrained industrial and medical displays requiring thermal resilience and low-standby power.
Availability
DS90CF364AMTD is available at Aetrix Electronics and suitable for industrial panel PCs, medical diagnostic monitors, and automotive infotainment clusters requiring stable component supply across extended product lifecycles.
Supply support for DS90CF364AMTD includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and connectivity technologies, with over 50 years of innovation in high-reliability interface solutions.
The DS90CF364AMTD belongs to TI's Flat Panel Display Link family, engineered specifically for EMI-sensitive, high-resolution LCD timing applications in industrial, medical, and transportation systems where signal integrity and thermal stability are critical.
FAQ
What is the maximum supported pixel clock frequency for DS90CF364AMTD?
The DS90CF364AMTD supports shift clock frequencies from 20 MHz to 65 MHz per the SNLS040I datasheet. At 65 MHz, it achieves 1.3 Gbps aggregate data throughput, sufficient for XGA (1024×768) resolution at 60 Hz with standard blanking intervals. Operation beyond 65 MHz is not characterized or guaranteed.
Does DS90CF364AMTD require external components for PLL operation?
No, DS90CF364AMTD integrates a complete PLL with no external components required - its loop filter is fully internal. This eliminates the need for external capacitors or resistors, reducing bill-of-materials cost and PCB area while ensuring consistent lock time (10 ms typical RPLLS) across units and temperatures.
How does the power-down mode function on DS90CF364AMTD?
When the PWR DOWN pin is driven low, DS90CF364AMTD enters power-down mode drawing ≤55 μA supply current (ICCRZ), and all 21 RxOUT pins are actively held low. Exit delay is 1 μs (RPDD), enabling rapid wake-up for dynamic display brightness control or multi-panel power sequencing in industrial HMIs.
What is the meaning of "falling-edge strobe" in DS90CF364AMTD's RxCLK OUT specification?
DS90CF364AMTD's RxCLK OUT signal uses the falling edge as the data valid strobe - meaning downstream logic must sample RxOUT[0:20] on the clock's falling transition. This matches TI's DS90C363A transmitter and avoids need for edge inversion logic, preserving timing margin and reducing jitter accumulation in the FPD Link chain.
Can DS90CF364AMTD interface directly with a 24-bit RGB LCD panel?
No, DS90CF364AMTD provides only 18-bit RGB output (6R+6G+6B) plus HSYNC/VSYNC/DE - insufficient for native 24-bit panels requiring 8-bit per channel. For 24-bit support, TI's DS90CF384AMTD (24-bit + CNTL) or SN75LVDS83B are required alternatives, though neither shares pin compatibility with DS90CF364AMTD.
DS90CF364AMTD Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 48-TFSOP (0.240", 6.10mm Width)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Applications:
- -
- Interface:
- -
- Voltage - Supply:
- 3V ~ 3.6V
- Supplier Device Package:
- 48-TSSOP
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
DS90CF364AMTD FAQ
1.How can I place an order for DS90CF364AMTD through Aetrix?
Please submit a Request for Quotation (RFQ) for DS90CF364AMTD on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for DS90CF364AMTD reliable?
The price and inventory of DS90CF364AMTD are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for DS90CF364AMTD is usually 5 days.
3.What payment methods are accepted for DS90CF364AMTD?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for DS90CF364AMTD transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for DS90CF364AMTD?
DS90CF364AMTD orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your DS90CF364AMTD order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for DS90CF364AMTD?
For technical support, including DS90CF364AMTD datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your DS90CF364AMTD requirements.
6.How does Aetrix verify that DS90CF364AMTD is sourced from the original manufacturer or authorized distributors?
All DS90CF364AMTD products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that DS90CF364AMTD meets industry standards.
7.What is the process for return or replacement of DS90CF364AMTD?
All DS90CF364AMTD units undergo pre-shipment inspection (PSI). If there is an issue with DS90CF364AMTD, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The DS90CF364AMTD part is unused and in its original packaging.
Return procedure for DS90CF364AMTD:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
DS90CF364AMTD Tags

-
NVT4857UKAZ
NXP Semiconductors
-
TCA8418RTWR
Texas Instruments
-
PCA9546APWR
Texas Instruments

-
MD0100N8-G
Microchip Technology

-
PCA9548APW,118
NXP Semiconductors

-
PCA9540BDP,118
NXP Semiconductors

-
PCA9548APWR
Texas Instruments

-
PCA9546APW,118
NXP Semiconductors

-
PTN3360DBS,518
NXP Semiconductors

-
PCA9546ABS,118
NXP Semiconductors

-
PCA9518PWR
Texas Instruments

-
PCA9545APW,118
NXP Semiconductors
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

