Texas Instruments DS90CF366MTD/NOPB
- Part No.:
- DS90CF366MTD/NOPB
- Manufacturer:
- Texas Instruments
- Category:
- Specialized
- Package:
- 48-TFSOP (0.240", 6.10mm Width)
- Datasheet:
-
DS90CF366MTD/NOPB.pdf
- Description:
- IC INTERFACE SPECIALIZED 48TSSOP
- Quantity:
- Payment:

- Shipping:

Inventory:313
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
DS90CF366MTD/NOPB from Texas Instruments is a 3.3-V LVDS receiver that converts three LVDS data streams and one LVDS clock into 21-bit parallel LVCMOS output (18-bit RGB + HSYNC/VSYNC/DE), supporting 20–85 MHz shift clock rates with 595 Mbps per LVDS lane and 1.785 Gbps aggregate throughput. It features an internal PLL, 48-pin TSSOP package, and power-down mode consuming ≤400 µA.
For engineers reviewing the DS90CF366MTD/NOPB datasheet, DS90CF366MTD/NOPB pinout, DS90CF366MTD/NOPB application, or DS90CF366MTD/NOPB equivalent, key selection criteria include LVDS-to-LVCMOS deserialization for flat-panel display interfaces, 85 MHz maximum clock rate, 21-bit output mapping, and compatibility with FPD-Link I transmitters in embedded video systems.
Technical Context
The DS90CF366MTD/NOPB implements a phase-locked loop (PLL) to recover the incoming LVDS clock (20–85 MHz), enabling precise sampling of three serialized LVDS data lanes at 7 bits per clock cycle. Its deserialization architecture maps each LVDS lane to seven LVCMOS outputs, yielding 21 total outputs strobed on the falling edge of RxCLKOUT.
It requires external 100-Ω differential termination on each LVDS input pair and supports power-down via active-low PWR_DWN, reducing supply current to ≤400 µA while holding outputs low. The device operates from 3.0–3.6 V and is rated for –10°C to +70°C ambient temperature.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Input Standard | TIA/EIA-644 LVDS compliant; requires 100-Ω differential termination per lane |
| Max Clock Rate | 85 MHz - enables support for SXGA resolution at single-pixel timing |
| Data Throughput | 1.785 Gbps - derived from 3 × 595 Mbps LVDS lanes at 85 MHz |
| Output Format | 21-bit LVCMOS - 18-bit RGB + 3 control signals (HSYNC, VSYNC, DE) |
| Power Consumption | ≤115 mA at 85 MHz (typical grayscale); ≤400 µA in power-down mode |
| Supply Voltage | 3.0–3.6 V - compatible with standard 3.3-V system rails |
| ESD Rating | ±7 kV HBM - meets industrial handling requirements without additional protection |
Pinout & Package
DS90CF366MTD/NOPB uses a 48-pin TSSOP (DGG) package measuring 12.50 mm × 6.10 mm, with dedicated LVDS input, PLL, and LVCMOS output power/ground domains.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| RxIN0+/RxIN0− | LVDSDifferential Data Input Pair 0 | Accepts first serialized LVDS data stream; requires 100-Ω termination |
| RxIN1+/RxIN1− | LVDSDifferential Data Input Pair 1 | Accepts second serialized LVDS data stream; requires 100-Ω termination |
| RxIN2+/RxIN2− | LVDSDifferential Data Input Pair 2 | Accepts third serialized LVDS data stream; requires 100-Ω termination |
| RxCLKIN+/RxCLKIN− | LVDSDifferential Clock Input | Carries 20–85 MHz LVDS clock; PLL locks to this reference |
| PWR_DWN | LVCMOS-Level Control Input | Active-low signal placing device in low-power state; outputs driven low |
| RxCLKOUT | LVCMOS-Level Clock Output | Falling-edge strobe synchronized to recovered clock; used as data latch signal |
| RxOUT[20:0] | LVCMOS Parallel Data Outputs | 21-bit deserialized output: RxOUT0–RxOUT17 = RGB (6×3), RxOUT18–RxOUT20 = HSYNC/VSYNC/DE |
| VCC / GND / LVDS_VCC / LVDS_GND / PLL_VCC / PLL_GND | Power and Ground Terminals | Separate supply domains isolate noise-sensitive PLL and LVDS receivers from LVCMOS outputs |
Key Features
| Feature | Design Value |
|---|---|
| No external PLL components | Integrated PLL eliminates need for external capacitors or resistors, simplifying layout and BOM |
| Falling-edge data strobe | RxCLKOUT falling edge directly clocks all 21 LVCMOS outputs, enabling synchronous capture by downstream logic |
| Low-power shutdown | PWR_DWN input reduces current to ≤400 µA while forcing outputs low-ideal for display blanking or sleep modes |
| LVDS input fail-safe bias | High-Z inputs during power-up/down prevent latch-up; ±5 mA input current limit ensures robustness |
| EMI-reduced serial interface | Replaces 21-wire LVCMOS bus with 3 LVDS pairs + clock, cutting cable count and radiated emissions |
Applications
| Embedded LCD Display Interface | Industrial Panel PC Video Link |
|---|---|
Use Scenario: Connecting GPU to 18-bit RGB TFT panel over flexible cable in space-constrained medical or test equipment. IC Role / Device Role / Timing Role: LVDS deserializer converting 3-lane serialized video back to parallel RGB+control for panel timing controller. Use Value: Enables 85 MHz pixel clock transmission over 30-cm cable with <290 ps skew margin, eliminating parallel bus EMI and routing congestion. | Use Scenario: Replacing aging parallel video interconnect in ruggedized factory HMIs where cable flex life and noise immunity are critical. IC Role / Device Role / Timing Role: FPD-Link I receiver bridging LVDS video from mainboard to display module across 15-cm PCB trace. Use Value: Reduces interconnect width from 24+ traces to 8 differential pairs, improving signal integrity and easing compliance with EN 55032 Class B emissions. |
| Open LDI-to-RGB Bridge | Digital Copier Imaging Path |
Use Scenario: Adapting legacy LVDS-based LDI (LVDS Display Interface) source to modern RGB-input display subsystems. IC Role / Device Role / Timing Role: Protocol-transparent deserializer reconstructing 21-bit RGB+sync from LDI-compliant 3-data-lane streams. Use Value: Maintains full 85 MHz bandwidth without frame buffering or format conversion, preserving real-time video latency. | Use Scenario: Transmitting high-fidelity scanned image data from CIS sensor array to image processor in compact multifunction copiers. IC Role / Device Role / Timing Role: High-speed serializer/deserializer link component receiving LVDS video from scanner ASIC and driving RGB display driver. Use Value: Supports 1200 dpi scanning at 60 ppm with <1.2 ns RxOUT setup/hold timing margin at 85 MHz. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar LVDS deserializer applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| DS90CF386MTD/NOPB | 28-bit output (24 RGB + 4 control), 4 LVDS data lanes, 56-pin TSSOP or 64-pin NFBGA | Supports higher-resolution displays (e.g., UXGA) requiring 24-bit color depth and extra control lines | Select when system requires >21-bit data width or compatibility with 4-lane FPD-Link I transmitters |
| SN65LVDS32PW | Quad LVDS receiver only - no deserialization, PLL, or LVCMOS outputs; 16-pin TSSOP | Used for point-to-point LVDS signal conditioning, not display interface bridging | Choose only for basic LVDS signal reception without clock recovery or parallel conversion |
Compared with DS90CF386MTD/NOPB, DS90CF366MTD/NOPB offers lower pin count and reduced power for 18-bit RGB systems, while SN65LVDS32PW lacks deserialization entirely-making it unsuitable as a functional replacement but viable for auxiliary LVDS signal routing.
Availability
DS90CF366MTD/NOPB is available at Aetrix Electronics and suitable for embedded LCD display interfaces, industrial panel PCs, open LDI-to-RGB bridges, and digital imaging systems requiring stable component supply and long-term manufacturability.
Supply support for DS90CF366MTD/NOPB includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and connectivity technologies with broad industrial and automotive design-in support.
The DS90CF366MTD/NOPB belongs to TI's FPD-Link I family, engineered specifically for cost-effective, low-EMI video transport between graphics processors and flat-panel displays in resource-constrained embedded systems.
FAQ
What is the maximum supported pixel clock frequency for DS90CF366MTD/NOPB?
The DS90CF366MTD/NOPB supports a maximum shift clock frequency of 85 MHz, enabling single-pixel timing for resolutions up to SXGA (1280×1024) at 60 Hz. This is confirmed in the datasheet's Recommended Operating Conditions and Switching Characteristics sections, where RSPos timing parameters and RCOP period are specified at 85 MHz operation. The device maintains valid setup/hold margins and skew tolerance up to this rate.
Does DS90CF366MTD/NOPB require external components for PLL operation?
No, DS90CF366MTD/NOPB does not require external components for PLL operation. As stated in the Features section and Detailed Description, the internal PLL "requires no external components" and locks directly to the incoming LVDS clock (20–85 MHz). External bypassing (e.g., 0.1 µF ceramic capacitors per VCC pin) is required for noise suppression but not for PLL functionality.
How is the 21-bit output mapped on DS90CF366MTD/NOPB?
The DS90CF366MTD/NOPB outputs 21 LVCMOS signals: RxOUT0–RxOUT17 carry 18-bit RGB (6 bits per color channel), while RxOUT18, RxOUT19, and RxOUT20 carry HSYNC, VSYNC, and DE (Data Enable), respectively. This mapping is explicitly defined in Figure 9 ("DS90CF366 Mapping") and Pin Functions table of the datasheet, and is fixed-not configurable via registers or pins.
What is the power consumption of DS90CF366MTD/NOPB at 85 MHz?
At 85 MHz with worst-case pattern loading, DS90CF366MTD/NOPB draws 90–115 mA (typical to maximum) from VCC, corresponding to ~300–380 mW. In 16-grayscale mode (representative of typical LCD usage), current drops to 43–70 mA. Power-down mode reduces current to ≤400 µA. All values are specified in Section 6.5 Electrical Characteristics under ICCRW and ICCRG conditions.
Can DS90CF366MTD/NOPB interface directly with a 24-bit RGB display?
No, DS90CF366MTD/NOPB cannot natively drive a 24-bit RGB display because it provides only 18-bit RGB output (6 bits per channel) plus 3 control signals. For 24-bit support, TI recommends DS90CF386MTD/NOPB, which delivers 24-bit RGB + 4 control signals. Using DS90CF366MTD/NOPB with a 24-bit display would require external bit expansion or dithering, compromising color fidelity and violating its specified output capability.
DS90CF366MTD/NOPB Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 48-TFSOP (0.240", 6.10mm Width)
- Packaging:
- Tube
- Product Status:
- Active
- Applications:
- -
- Interface:
- -
- Voltage - Supply:
- 3V ~ 3.6V
- Supplier Device Package:
- 48-TSSOP
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
DS90CF366MTD/NOPB FAQ
1.How can I place an order for DS90CF366MTD/NOPB through Aetrix?
Please submit a Request for Quotation (RFQ) for DS90CF366MTD/NOPB on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for DS90CF366MTD/NOPB reliable?
The price and inventory of DS90CF366MTD/NOPB are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for DS90CF366MTD/NOPB is usually 5 days.
3.What payment methods are accepted for DS90CF366MTD/NOPB?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for DS90CF366MTD/NOPB transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for DS90CF366MTD/NOPB?
DS90CF366MTD/NOPB orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your DS90CF366MTD/NOPB order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for DS90CF366MTD/NOPB?
For technical support, including DS90CF366MTD/NOPB datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your DS90CF366MTD/NOPB requirements.
6.How does Aetrix verify that DS90CF366MTD/NOPB is sourced from the original manufacturer or authorized distributors?
All DS90CF366MTD/NOPB products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that DS90CF366MTD/NOPB meets industry standards.
7.What is the process for return or replacement of DS90CF366MTD/NOPB?
All DS90CF366MTD/NOPB units undergo pre-shipment inspection (PSI). If there is an issue with DS90CF366MTD/NOPB, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The DS90CF366MTD/NOPB part is unused and in its original packaging.
Return procedure for DS90CF366MTD/NOPB:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
DS90CF366MTD/NOPB Tags

-
NVT4857UKAZ
NXP Semiconductors
-
TCA8418RTWR
Texas Instruments
-
PCA9546APWR
Texas Instruments

-
MD0100N8-G
Microchip Technology

-
PCA9548APW,118
NXP Semiconductors

-
PCA9540BDP,118
NXP Semiconductors

-
PCA9548APWR
Texas Instruments

-
PCA9546APW,118
NXP Semiconductors

-
PTN3360DBS,518
NXP Semiconductors

-
PCA9546ABS,118
NXP Semiconductors

-
PCA9518PWR
Texas Instruments

-
PCA9545APW,118
NXP Semiconductors
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

