My Inquiry
My Account
Texas Instruments DS90CF383BMT/NOPB
- Part No.:
- DS90CF383BMT/NOPB
- Manufacturer:
- Texas Instruments
- Category:
- Specialized
- Package:
- 56-TFSOP (0.240", 6.10mm Width)
- Datasheet:
-
DS90CF383BMT/NOPB.pdf
- Description:
- IC INTERFACE SPECIALIZED 56TSSOP
- Quantity:
- Payment:
- Shipping:
Inventory:13,351
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
DS90CF383BMT/NOPB from Texas Instruments is a +3.3V programmable LVDS transmitter for 24-bit flat panel display (FPD) Link applications, supporting up to 65 MHz clock input and delivering 455 Mbps per LVDS channel with 28-bit parallel CMOS/TTL-to-LVDS conversion (24 RGB + 3 control bits). It implements a falling-edge strobe architecture, integrates a PLL requiring no external components, and operates in industrial temperature range (−10°C to +70°C).
For engineers reviewing the DS90CF383BMT/NOPB datasheet, DS90CF383BMT/NOPB pinout, DS90CF383BMT/NOPB application, or DS90CF383BMT/NOPB equivalent, key selection criteria include FPD-Link timing compliance, spread-spectrum clock support up to 100 kHz ±2.5%, low-power operation (<130 mW at 65 MHz), and TSSOP-56 package compatibility with legacy display interface designs.
Technical Context
The DS90CF383BMT/NOPB uses a dedicated PLL to generate synchronized LVDS data and clock outputs from a single falling-edge strobed input clock (18–68 MHz). Its internal logic maps 28 parallel TTL inputs-comprising 8-bit R/G/B channels plus FPLINE, FPFRAME, and DRDY-to four differential LVDS data pairs and one differential clock pair.
It supports robust power sequencing: input clock/data and /PD signals require no strict ordering, and the device features automatic LVDS pair pull-down to logic low when clock is missing and /PD is high. Spread-spectrum tracking is implemented across full operating frequency range (25–65 MHz) with linear modulation profile.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Supply Voltage | 3.0–3.6 V - Enables direct integration with 3.3V system rails without level-shifting. |
| Input Clock Range | 18–68 MHz - Supports VGA through dual-pixel SXGA resolutions with flexible timing margin. |
| Data Throughput | 227 MB/s - Achieved via 28-bit parallel sampling at 65 MHz, enabling real-time grayscale video streaming. |
| LVDS Output Swing | 250–450 mV (typ 345 mV) - Complies with TIA/EIA-644 standard and ensures low EMI in cable transmission. |
| Power Consumption | 48–60 mA @ 65 MHz - Translates to <130 mW typical Tx power, reducing thermal load in compact display modules. |
| Power-Down Current | 17–150 μA - Enables ultra-low standby power during display blanking or sleep modes. |
| Set/Hold Times | TSTC ≥2.5 ns, THTC ≥0.5 ns - Guarantees reliable data capture on falling-edge strobe without external delay tuning. |
Pinout & Package
DS90CF383BMT/NOPB is housed in a 56-pin Low-Profile TSSOP (Package DGG0056A), 13.9–14.1 mm × 6.0–6.2 mm footprint, 1.2 mm max height, RoHS-compliant with Sn lead finish and MSL Level-2 rating.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| TxIN[0:27] | 28-bit TTL input bus | Accepts 8R/8G/8B + FPLINE/FPFRAME/DRDY; not 5V-tolerant; requires 3.3V LVTTL/LVCMOS levels. |
| FPSHIFT IN (TxCLK IN) | Falling-edge clock input | Strobe signal controlling sampling of all 28 TxIN bits; supports spread-spectrum clocking up to 100 kHz. |
| TxOUT+[0:3], TxOUT−[0:3] | 4 LVDS data output pairs | Differential transmission of 24-bit RGB + 3 control bits; each pair delivers 455 Mbps at 65 MHz. |
| TxCLK OUT+, TxCLK OUT− | LVDS clock output pair | Transmits synchronized clock alongside data; enables receiver clock recovery without separate reference. |
| PWR DOWN | Active-low power-down control | Tri-states all LVDS outputs and disables PLL when asserted; allows dynamic power gating without PCB layout changes. |
| VCC, PLL VCC, LVDS VCC | Separate supply domains | Independent 3.3V rails for TTL inputs, PLL core, and LVDS drivers-enabling optimized noise isolation and decoupling. |
Key Features
| Feature | Design Value |
|---|---|
| No special start-up sequence | Input clock/data and /PD signals may be applied in any order-eliminates complex power sequencing logic in display controllers. |
| Spread-spectrum clock support | Tracks SSC inputs up to 100 kHz modulation frequency with ±2.5% center or −5% down spread-reduces EMI peak emissions by >10 dB. |
| Input clock detection | Automatically pulls all LVDS outputs low when clock is absent and /PD is high-prevents undefined receiver behavior during source loss. |
| Falling-edge strobe compatibility | Interoperates directly with DS90CF386 receiver without translation logic-ensures drop-in replacement in existing FPD-Link designs. |
| Low-profile TSSOP packaging | 56-pin DGG package with 0.5 mm pitch enables high-density routing on slim display interface PCBs while maintaining thermal performance. |
Applications
| LCD Panel Interface | Embedded Graphics Module |
|---|---|
|
Use Scenario: Driving 1080p or dual-pixel SXGA LCD panels in industrial HMIs and medical displays. IC Role / Device Role / Timing Role: Converts parallel RGB+control signals from GPU or display controller into serialized LVDS streams for long-reach panel interconnect. Use Value: Reduces cable count and EMI vs. TTL interfaces while maintaining pixel-perfect timing integrity at 65 MHz pixel clocks. |
Use Scenario: Integrating display output into compact ARM-based embedded systems with limited board space. IC Role / Device Role / Timing Role: Acts as FPD-Link bridge between SoC's parallel RGB interface and LVDS panel connector. Use Value: Enables use of cost-effective, low-noise LVDS cabling instead of bulky, shielded parallel ribbon cables. |
| Automotive Infotainment Display | Test & Measurement Equipment |
|
Use Scenario: Transmitting high-fidelity video from head-unit processor to dashboard LCD under automotive temperature conditions. IC Role / Device Role / Timing Role: Provides robust, jitter-controlled LVDS transmission with spread-spectrum support to meet CISPR-25 EMI limits. Use Value: Ensures stable video output across −10°C to +70°C ambient without timing skew or frame tearing. |
Use Scenario: Generating calibrated video signals for display calibration and conformance testing. IC Role / Device Role / Timing Role: Delivers precise, low-jitter LVDS timing with verified set/hold margins (TSTC ≥2.5 ns) for repeatable test results. Use Value: Eliminates need for external clock conditioning or delay adjustment in automated test fixtures. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar LVDS transmitter applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SN75LVDS83 | 5V supply only; no spread-spectrum support; higher power consumption (~200 mW); lacks input clock detection. | Requires level-shifting for 3.3V systems; unsuitable for EMI-sensitive automotive or medical applications. | Select only if legacy 5V design reuse is mandatory and SSC is not required. |
| DS90CF383A | Same pinout and function but earlier revision; lacks improved set/hold timing (TSTC = 2.0 ns min vs. 2.5 ns for DS90CF383BMT/NOPB). | May exhibit marginal timing margin in high-speed or noisy environments at 65 MHz. | Prefer DS90CF383BMT/NOPB for new designs requiring guaranteed setup margin at maximum clock rate. |
Compared with SN75LVDS83 and DS90CF383A, DS90CF383BMT/NOPB delivers superior EMI suppression via integrated spread-spectrum tracking, tighter timing margins for 65 MHz operation, and native 3.3V compatibility-making it the optimal choice for modern low-power, high-resolution display interfaces.
Availability
DS90CF383BMT/NOPB is available at Aetrix Electronics and suitable for LCD panel interface, embedded graphics module, and automotive infotainment display applications requiring stable component supply, long-term lifecycle support, and RoHS-compliant sourcing.
Supply support for DS90CF383BMT/NOPB includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and connectivity technologies, with over 90 years of innovation in high-reliability electronic components.
The DS90CF383BMT/NOPB belongs to TI's FPD-Link family, engineered specifically for high-speed, low-EMI digital video transmission between graphics processors and flat-panel displays in industrial, automotive, and medical systems.
FAQ
What is the maximum supported input clock frequency for DS90CF383BMT/NOPB?
The DS90CF383BMT/NOPB supports an input clock frequency range of 18 MHz to 68 MHz, with full specification compliance at 65 MHz. At this rate, it achieves 227 MB/s throughput and 455 Mbps per LVDS channel. Operation above 65 MHz is not characterized or guaranteed per the official datasheet SNLS178E.
Does DS90CF383BMT/NOPB support spread-spectrum clocking, and what are the limits?
Yes, DS90CF383BMT/NOPB supports spread-spectrum clocking with modulation frequencies up to 100 kHz and deviations of ±2.5% center spread or −5% down spread. This capability is verified across its full operating clock range (25–65 MHz) and directly tracks input clock modulation without added jitter or phase error.
Is DS90CF383BMT/NOPB pin-compatible with earlier versions like DS90CF383A?
Yes, DS90CF383BMT/NOPB is a pin-for-pin replacement for DS90CF383A and backward compatible with DS90C383/DS90CF383. The pinout, package (TSSOP-56), and functional interface remain identical-enabling drop-in upgrades without PCB redesign.
What power supply domains does DS90CF383BMT/NOPB require?
DS90CF383BMT/NOPB requires three independent 3.3V supply domains: VCC for TTL inputs (4 pins), PLL VCC for phase-locked loop core (1 pin), and LVDS VCC for differential drivers (1 pin). Each domain must be separately decoupled per TI's recommended layout to ensure signal integrity and jitter performance.
Can DS90CF383BMT/NOPB operate without an external crystal or oscillator?
Yes, DS90CF383BMT/NOPB contains an integrated PLL that requires no external components-it locks directly to the incoming FPSHIFT IN (TxCLK IN) signal. No crystal, capacitor, or resistor network is needed for clock generation, simplifying BOM and layout.
DS90CF383BMT/NOPB Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 56-TFSOP (0.240", 6.10mm Width)
- Packaging:
- Tube
- Product Status:
- Active
- Applications:
- -
- Interface:
- -
- Voltage - Supply:
- 3V ~ 3.6V
- Supplier Device Package:
- 56-TSSOP
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
DS90CF383BMT/NOPB FAQ
1.How can I place an order for DS90CF383BMT/NOPB through Aetrix?
Please submit a Request for Quotation (RFQ) for DS90CF383BMT/NOPB on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for DS90CF383BMT/NOPB reliable?
The price and inventory of DS90CF383BMT/NOPB are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for DS90CF383BMT/NOPB is usually 5 days.
3.What payment methods are accepted for DS90CF383BMT/NOPB?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for DS90CF383BMT/NOPB transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for DS90CF383BMT/NOPB?
DS90CF383BMT/NOPB orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your DS90CF383BMT/NOPB order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for DS90CF383BMT/NOPB?
For technical support, including DS90CF383BMT/NOPB datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your DS90CF383BMT/NOPB requirements.
6.How does Aetrix verify that DS90CF383BMT/NOPB is sourced from the original manufacturer or authorized distributors?
All DS90CF383BMT/NOPB products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that DS90CF383BMT/NOPB meets industry standards.
7.What is the process for return or replacement of DS90CF383BMT/NOPB?
All DS90CF383BMT/NOPB units undergo pre-shipment inspection (PSI). If there is an issue with DS90CF383BMT/NOPB, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The DS90CF383BMT/NOPB part is unused and in its original packaging.
Return procedure for DS90CF383BMT/NOPB:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
DS90CF383BMT/NOPB Tags
-
NVT4857UKAZ
NXP Semiconductors
-
TCA8418RTWR
Texas Instruments
-
PCA9546APWR
Texas Instruments
-
MD0100N8-G
Microchip Technology
-
PCA9548APW,118
NXP Semiconductors
-
PCA9540BDP,118
NXP Semiconductors
-
PCA9548APWR
Texas Instruments
-
PCA9546APW,118
NXP Semiconductors
-
PTN3360DBS,518
NXP Semiconductors
-
PCA9546ABS,118
NXP Semiconductors
-
PCA9518PWR
Texas Instruments
-
PCA9545APW,118
NXP Semiconductors
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
