My Inquiry
My Account
Texas Instruments DS90CF383BMTX/NOPB
- Part No.:
- DS90CF383BMTX/NOPB
- Manufacturer:
- Texas Instruments
- Category:
- Specialized
- Package:
- 56-TFSOP (0.240", 6.10mm Width)
- Datasheet:
-
DS90CF383BMTX/NOPB.pdf
- Description:
- IC INTERFACE SPECIALIZED 56TSSOP
- Quantity:
- Payment:
- Shipping:
Inventory:1,765
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
DS90CF383BMTX/NOPB from Texas Instruments is a +3.3V programmable LVDS transmitter for 24-bit flat panel display (FPD) links, converting 28-bit CMOS/TTL data into four LVDS data streams plus one LVDS clock stream at up to 65 MHz. It delivers 455 Mbps per channel, 227 MB/s total bandwidth, and supports VGA/SVGA/XGA/Dual-pixel SXGA displays in LCD timing applications.
For engineers reviewing the DS90CF383BMTX/NOPB datasheet, DS90CF383BMTX/NOPB pinout, DS90CF383BMTX/NOPB application, or DS90CF383BMTX/NOPB equivalent, key selection criteria include falling-edge strobe compatibility with DS90CF386 receivers, spread-spectrum clock support up to 100 kHz ±2.5% center spread, and low-power operation (<130 mW typical at 65 MHz grayscale).
Technical Context
The DS90CF383BMTX/NOPB implements a fixed falling-edge strobe architecture synchronized to TxCLKIN, requiring no external PLL components and supporting input clock frequencies from 18–68 MHz. Its LVDS outputs meet TIA/EIA-644 standards with 250–450 mV differential swing and sub-1.4 ns transition times.
It features integrated input clock detection that pulls all LVDS pairs low when TxCLKIN is missing and /PWR DOWN is high, and supports power-down mode with <60 µW typical current draw. The device accepts 3.3V LVTTL/LVCMOS inputs but is not 5V tolerant.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Supply Voltage | 3.0–3.6 V - Enables direct integration into 3.3V system rails without level-shifting. |
| Data Rate | 455 Mbps per LVDS channel - Supports 24-bit RGB + 3 control bits (FPLINE/FPFRAME/DRDY) at 65 MHz pixel clock. |
| Power Consumption | <130 mW typ @ 65 MHz grayscale - Reduces thermal load in space-constrained display interface designs. |
| LVDS Swing | 250–450 mV (typ 345 mV) - Ensures robust noise margin while minimizing EMI in high-density PCB layouts. |
| Input Clock Range | 18–68 MHz - Covers VGA (25 MHz), SVGA (40 MHz), XGA (65 MHz), and dual-pixel SXGA timing requirements. |
| Spread Spectrum Support | Up to 100 kHz modulation, ±2.5% center or −5% down spread - Reduces peak EMI emissions for FCC/CE compliance. |
| Set/Hold Times | TSTC ≥2.5 ns, THTC ≥0.5 ns - Guarantees reliable sampling of TTL inputs relative to falling-edge clock strobe. |
Pinout & Package
DS90CF383BMTX/NOPB uses a 56-pin TSSOP package (DGG0056A), 13.9–14.1 mm × 6.0–6.2 mm footprint, 1.2 mm max height, RoHS-compliant matte tin (SN) finish, MSL Level-2-260°C-1 year.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| TxIN[0:27] | 28-bit TTL input bus | Accepts 8R+8G+8B+4 control (FPLINE/FPFRAME/DRDY); not 5V tolerant. |
| TxCLK IN | Falling-edge strobe clock input | Drives internal sampling; supports 18–68 MHz and spread-spectrum inputs. |
| TxOUT+[0:3], TxOUT−[0:3] | 4 LVDS differential data outputs | Each pair carries 7-bit segments of 28-bit parallel input; 100 Ω termination required. |
| TxCLK OUT+, TxCLK OUT− | LVDS differential clock output | Transmits recovered clock in parallel with data; enables synchronous receiver capture. |
| /PWR DOWN | Active-low power-down control | Tri-states all LVDS outputs and disables PLL; <60 µW standby current. |
| VCC, PLL VCC, LVDS VCC | Separate supply domains | Independent 3.3V rails for TTL logic, PLL core, and LVDS drivers-requires three decoupling networks. |
| GND, PLL GND, LVDS GND | Ground return paths | Dedicated ground pins per domain minimize noise coupling between logic and analog sections. |
Key Features
| Feature | Design Value |
|---|---|
| No special start-up sequence | Input clock/data and /PWR DOWN can be applied in any order-simplifies power sequencing in display subsystems. |
| Input clock detection | Automatically forces LVDS outputs low if TxCLKIN is absent and /PWR DOWN is high-prevents undefined display artifacts. |
| Falling-edge strobe compatibility | Guaranteed interoperability with DS90CF386 receiver without translation logic-enables drop-in FPD-Link chipset design. |
| Best-in-class set/hold timing | TSTC ≥2.5 ns and THTC ≥0.5 ns at 65 MHz-ensures reliable data capture from graphics controllers with tight timing margins. |
| Low EMI LVDS drivers | 345 mV typical differential swing and controlled edge rates-reduces radiated emissions in notebook and monitor applications. |
Applications
| LCD Panel Interface | Embedded Graphics Subsystem |
|---|---|
Use Scenario: Driving 24-bit RGB TFT-LCD panels in industrial HMIs and medical displays using compact LVDS cabling. IC Role / Device Role / Timing Role: Converts parallel TTL video data from GPU or display controller into serialized LVDS streams with embedded clock. Use Value: Replaces wide, noisy 28-wire TTL buses with 10-wire LVDS (4 data + 1 clock pairs), cutting cable cost and EMI by >40%. | Use Scenario: Interfacing FPGA-based video processors to high-resolution LCD modules in portable test equipment. IC Role / Device Role / Timing Role: Acts as FPD-Link transmitter with precise falling-edge sampling to match FPGA output timing constraints. Use Value: Eliminates need for external clock translators or delay-matching circuitry due to guaranteed setup/hold margins at 65 MHz. |
| Notebook Display Module | Automotive Infotainment Display |
Use Scenario: Transmitting XGA or dual-pixel SXGA video from baseband processor to LCD in thin-clamshell laptops. IC Role / Device Role / Timing Role: Provides 227 MB/s bandwidth and spread-spectrum clock support to meet stringent EMC requirements. Use Value: Enables compliance with CISPR-22 Class B emissions limits without added shielding or ferrites on display flex cables. | Use Scenario: Connecting SoC video output to central dashboard display in automotive infotainment systems. IC Role / Device Role / Timing Role: Serves as robust, temperature-rated (−10°C to +70°C) FPD-Link transmitter with fail-safe clock detection. Use Value: Prevents screen flicker or blanking during cold-start or transient clock glitches via automatic LVDS output disable. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar LVDS transmitter applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| DS90CF383AMTX/NOPB | Legacy revision with higher power consumption (>150 mW @65 MHz) and no spread-spectrum support. | Limited to non-EMI-critical applications; lacks SSCG feature needed for CE/FCC certification. | Select DS90CF383BMTX/NOPB for new designs requiring lower power and spread-spectrum compliance. |
| SN75LVDS83DGGR | Pin-compatible but BiCMOS process; higher power dissipation (~220 mW), no input clock detection, no SSCG. | Requires external reset coordination and additional EMI mitigation; not suitable for space-constrained or low-power designs. | Choose DS90CF383BMTX/NOPB when migrating from SN75LVDS83 to reduce power, improve EMI, and simplify system-level clock management. |
Compared with DS90CF383AMTX/NOPB and SN75LVDS83DGGR, DS90CF383BMTX/NOPB delivers 40% lower power, built-in spread-spectrum support, and autonomous clock-loss response-making it the preferred choice for modern, EMC-sensitive flat-panel display interfaces.
Availability
DS90CF383BMTX/NOPB is available at Aetrix Electronics and suitable for LCD panel interface, embedded graphics subsystem, notebook display module, and automotive infotainment display applications requiring stable component supply, long-term lifecycle support, and RoHS-compliant packaging.
Supply support for DS90CF383BMTX/NOPB includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and connectivity technologies, with decades of expertise in high-speed interface solutions.
The DS90CF383BMTX/NOPB belongs to TI's FPD-Link family, engineered specifically for low-EMI, high-bandwidth video transmission between graphics sources and flat-panel displays in consumer, industrial, and automotive systems.
FAQ
What is the maximum operating frequency supported by the DS90CF383BMTX/NOPB?
The DS90CF383BMTX/NOPB supports an input clock frequency range of 18 MHz to 68 MHz, with full specification compliance up to 65 MHz. At 65 MHz, it achieves 455 Mbps per LVDS channel and 227 MB/s total throughput. Operation beyond 65 MHz is not characterized or guaranteed per the official datasheet SNLS178E.
Does the DS90CF383BMTX/NOPB require external components for its PLL?
No, the DS90CF383BMTX/NOPB integrates a fully self-contained PLL that requires no external capacitors, resistors, or crystals. This simplifies board layout and reduces BOM count, as confirmed in the "Features" section and "PLL Requires No External Components" statement in the datasheet.
Is the DS90CF383BMTX/NOPB pin-compatible with earlier versions like DS90CF383A?
Yes, the DS90CF383BMTX/NOPB is explicitly documented as a pin-for-pin replacement for DS90CF383A and backward compatible with DS90C383/DS90CF383. This allows drop-in upgrades without PCB redesign, as stated in the Applications Information section of the datasheet.
Can the DS90CF383BMTX/NOPB accept 5V TTL input signals?
No, the DS90CF383BMTX/NOPB accepts only 3.3V LVTTL/LVCMOS input levels and is not 5V tolerant. Applying 5V to TxIN or TxCLK IN pins exceeds the absolute maximum rating of VCC + 0.3 V and risks permanent damage, as specified in the Absolute Maximum Ratings table.
What happens to the LVDS outputs when the input clock is lost?
When TxCLK IN is missing and /PWR DOWN is high, the DS90CF383BMTX/NOPB activates its "Input Clock Detection" feature and pulls all LVDS output pairs to logic low. This fail-safe behavior prevents undefined display states and is confirmed in the Features list and Applications Information section.
DS90CF383BMTX/NOPB Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 56-TFSOP (0.240", 6.10mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Applications:
- -
- Interface:
- -
- Voltage - Supply:
- 3V ~ 3.6V
- Supplier Device Package:
- 56-TSSOP
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
DS90CF383BMTX/NOPB FAQ
1.How can I place an order for DS90CF383BMTX/NOPB through Aetrix?
Please submit a Request for Quotation (RFQ) for DS90CF383BMTX/NOPB on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for DS90CF383BMTX/NOPB reliable?
The price and inventory of DS90CF383BMTX/NOPB are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for DS90CF383BMTX/NOPB is usually 5 days.
3.What payment methods are accepted for DS90CF383BMTX/NOPB?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for DS90CF383BMTX/NOPB transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for DS90CF383BMTX/NOPB?
DS90CF383BMTX/NOPB orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your DS90CF383BMTX/NOPB order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for DS90CF383BMTX/NOPB?
For technical support, including DS90CF383BMTX/NOPB datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your DS90CF383BMTX/NOPB requirements.
6.How does Aetrix verify that DS90CF383BMTX/NOPB is sourced from the original manufacturer or authorized distributors?
All DS90CF383BMTX/NOPB products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that DS90CF383BMTX/NOPB meets industry standards.
7.What is the process for return or replacement of DS90CF383BMTX/NOPB?
All DS90CF383BMTX/NOPB units undergo pre-shipment inspection (PSI). If there is an issue with DS90CF383BMTX/NOPB, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The DS90CF383BMTX/NOPB part is unused and in its original packaging.
Return procedure for DS90CF383BMTX/NOPB:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
DS90CF383BMTX/NOPB Tags
-
NVT4857UKAZ
NXP Semiconductors
-
TCA8418RTWR
Texas Instruments
-
PCA9546APWR
Texas Instruments
-
MD0100N8-G
Microchip Technology
-
PCA9548APW,118
NXP Semiconductors
-
PCA9540BDP,118
NXP Semiconductors
-
PCA9548APWR
Texas Instruments
-
PCA9546APW,118
NXP Semiconductors
-
PTN3360DBS,518
NXP Semiconductors
-
PCA9546ABS,118
NXP Semiconductors
-
PCA9518PWR
Texas Instruments
-
PCA9545APW,118
NXP Semiconductors
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
