My Inquiry
My Account
Texas Instruments DS90CF383MTDX/NOPB
- Part No.:
- DS90CF383MTDX/NOPB
- Manufacturer:
- Texas Instruments
- Category:
- Specialized
- Package:
- 56-TFSOP (0.240", 6.10mm Width)
- Datasheet:
-
DS90CF383MTDX/NOPB.pdf
- Description:
- IC INTERFACE SPECIALIZED 56TSSOP
- Quantity:
- Payment:
- Shipping:
Inventory:2,200
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
DS90CF383MTDX/NOPB from Texas Instruments (formerly National Semiconductor) is a +3.3V LVDS transmitter for 24-bit flat panel display (FPD) link applications, converting 28-bit CMOS/TTL data (24 RGB + 3 control) into four LVDS data streams plus one LVDS clock channel at up to 65 MHz, delivering 227 MB/s throughput and 1.8 Gbps aggregate bandwidth. It operates across −40°C to +85°C and supports XGA (1024×768) single-pixel-per-clock timing in LCD panel interfaces.
For engineers reviewing the DS90CF383MTDX/NOPB datasheet, DS90CF383MTDX/NOPB pinout, DS90CF383MTDX/NOPB application, or DS90CF383MTDX/NOPB equivalent, key selection criteria include LVDS differential output voltage (250–450 mV), channel-to-channel skew ≤250 ps, power-down current <55 µA, and compatibility with TIA/EIA-644 standard - all critical for noise-sensitive high-resolution display interconnects.
Technical Context
The DS90CF383MTDX/NOPB implements a PLL-based transmit clock generation architecture with no external components required, synchronizing 28-bit parallel input sampling on the falling edge of TxCLK IN. Its LVDS driver stage delivers tightly controlled 290 mV typical differential swing and maintains VOS offset between 1.125 V and 1.375 V under load.
It features dedicated power domains: VCC for TTL inputs, PLL VCC for phase-locked loop circuitry, and LVDS VCC for differential outputs - enabling independent supply optimization and low EMI operation. The device enters full TRI-STATE® output disable during power-down mode, drawing only 10–55 µA total supply current.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Supply Voltage | 3.0–3.6 V - Enables direct interface with 3.3 V logic systems without level shifting. |
| Data Rate per LVDS Channel | 455 Mbps at 65 MHz clock - Supports 24-bit RGB + 3 control signals (FPLINE/FPFRAME/DRDY) in FPD-Link format. |
| Differential Output Voltage (VOD) | 250–450 mV - Complies with TIA/EIA-644 LVDS standard for robust noise immunity and signal integrity. |
| Channel-to-Channel Skew | ≤250 ps - Ensures precise timing alignment across four LVDS data lanes for pixel-accurate display rendering. |
| Power-Down Current | 10–55 µA - Minimizes system standby power in portable or energy-sensitive display subsystems. |
| Operating Temperature | −40°C to +85°C - Qualified for industrial-grade flat panel display controllers and embedded HMI applications. |
| ESD Rating (HBM) | >7 kV - Provides robust handling margin during PCB assembly and field service of display modules. |
Pinout & Package
DS90CF383MTDX/NOPB is housed in a 56-lead TSSOP package (JEDEC MO-153, TI package DGG), measuring 12.5 mm × 6.1 mm × 1.2 mm, with 0.5 mm lead pitch and RoHS-compliant matte tin (SN) finish. Moisture sensitivity level is MSL-2 (260°C peak reflow, 1 year floor life).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| TxIN[0:27] | CMOS/TTL Input | 28-bit parallel bus: 8R/8G/8B + 4 control (FPLINE, FPFRAME, DRDY, reserved) - sampled on falling edge of FPSHIFT IN. |
| FPSHIFT IN (TxCLK IN) | Input Clock | Falling-edge strobe for 28-bit parallel data capture; drives internal PLL to generate synchronized LVDS clock and data streams. |
| TxOUT+[0:3], TxOUT−[0:3] | LVDS Output Pair ×4 | Four differential data channels carrying serialized RGB/control bits; each pair requires 100 Ω termination at receiver. |
| TxCLK OUT+, TxCLK OUT− | LVDS Output Pair ×1 | Dedicated differential clock channel transmitted alongside data; enables source-synchronous recovery at receiver end. |
| PWR DOWN | Active-Low Control | Asserting low disables all LVDS outputs via TRI-STATE®, reducing dynamic and leakage current to <55 µA. |
| VCC, PLL VCC, LVDS VCC | Power Supply Inputs | Separate 3.3 V domains isolate TTL logic, PLL core, and LVDS drivers - minimizing cross-domain noise coupling. |
| GND, PLL GND, LVDS GND | Ground Returns | Dedicated ground pins per domain ensure clean return paths and reduce ground bounce in high-speed switching. |
Key Features
| Feature | Design Value |
|---|---|
| 20–65 MHz shift clock support | Enables scalable resolution support from VGA to XGA+ while maintaining single-pixel-per-clock timing. |
| Chipset power <250 mW (typ) | Reduces thermal load in space-constrained display controller boards and eliminates need for heatsinking. |
| No external PLL components | Eliminates BOM cost and layout area for crystal/resonator, capacitor, and resistor network typically needed for clock synthesis. |
| 290 mV LVDS swing | Optimizes EMI performance and signal integrity over flexible cables and long traces in display interconnects. |
| Falling-edge data strobe | Aligns sampling window with stable data hold time, improving setup/hold margin versus rising-edge alternatives. |
| −40°C to +85°C operating range | Validates reliability in automotive infotainment displays, industrial HMIs, and outdoor kiosk environments. |
Applications
| LCD Panel Interface | Embedded Display Controller |
|---|---|
|
Use Scenario: Driving 1024×768 (XGA) TFT-LCD panels in medical imaging monitors where EMI must be minimized in proximity to sensitive analog circuits. IC Role / Device Role / Timing Role: LVDS serializer converting parallel RGB interface from display controller ASIC to low-noise differential link. Use Value: Replaces 28-wire TTL interface with 10-wire LVDS (4 data + 1 clock pairs), cutting cable weight by >60% and reducing radiated emissions. |
Use Scenario: Integrating into ARM-based HMI platforms requiring compact, low-power display bridging for factory automation dashboards. IC Role / Device Role / Timing Role: FPD-Link transmitter providing source-synchronous clock forwarding to remote LVDS receiver (e.g., DS90CF384). Use Value: Delivers 227 MB/s bandwidth at 3.3 V, eliminating need for level shifters and supporting seamless migration from legacy 5 V FPD-Link designs. |
| Industrial Video Capture System | Avionics Display Module |
|
Use Scenario: Transmitting uncompressed video from FPGA-based image acquisition board to cockpit display unit in ruggedized airborne equipment. IC Role / Device Role / Timing Role: High-fidelity parallel-to-LVDS converter preserving pixel timing accuracy and minimizing jitter-induced artifacts. Use Value: Achieves ≤250 ps channel skew and <1.5 ns LVDS transition time - critical for artifact-free real-time video transport. |
Use Scenario: Interfacing graphics processor to multifunction display (MFD) in certified avionics systems requiring extended temperature and ESD resilience. IC Role / Device Role / Timing Role: Robust LVDS transmitter qualified for −40°C to +85°C operation and >7 kV HBM ESD protection. Use Value: Meets DO-160 Section 22 lightning-induced transient requirements via low-swing differential signaling and hardened I/O structure. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar LVDS transmitter applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| DS90C383MTDX/NOPB | Same die, identical electrical specs and pinout; TI's updated part number reflecting post-acquisition branding. | No functional difference; fully interchangeable in new designs and second-source procurement. | Select DS90C383MTDX/NOPB for new designs to ensure long-term availability and TI's current support ecosystem. |
| THS8200IPHP | 10-bit LVDS transmitter with integrated video DAC; lacks FPD-Link protocol support and 24-bit RGB mapping. | Targeted at analog video conversion (e.g., CVBS→LVDS), not digital RGB panel driving. | Not suitable as drop-in replacement; only consider if redesigning for analog video path or lower-resolution applications. |
Compared with DS90CF383MTDX/NOPB, DS90C383MTDX/NOPB offers identical functionality with enhanced manufacturer support, while THS8200IPHP serves a fundamentally different signal chain (analog video encoding) and cannot replace the FPD-Link protocol-aware serialization capability.
Availability
DS90CF383MTDX/NOPB is available at Aetrix Electronics and suitable for industrial HMIs, medical display subsystems, and avionics video interfaces requiring stable component supply, long-lifecycle assurance, and traceable sourcing for safety-critical deployments.
Supply support for DS90CF383MTDX/NOPB includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments (TI) is a global semiconductor leader specializing in analog, embedded processing, and connectivity technologies, with deep heritage in interface ICs and display solutions dating to its acquisition of National Semiconductor in 2011.
The DS90CF383MTDX/NOPB belongs to TI's legacy FPD-Link family, engineered specifically for high-reliability, low-EMI digital video interconnects between display controllers and flat-panel modules in industrial, medical, and transportation systems.
FAQ
What is the primary function of the DS90CF383MTDX/NOPB in a display system?
The DS90CF383MTDX/NOPB functions as a 24-bit LVDS transmitter that converts parallel CMOS/TTL RGB and control signals into four differential LVDS data streams plus one LVDS clock channel. It enables high-speed, low-noise transmission from display controllers to LCD panels, supporting resolutions up to XGA (1024×768) at 65 MHz. Its role is essential for replacing bulky TTL interfaces with compact, EMI-resistant cabling in DS90CF383MTDX/NOPB-based systems.
Does the DS90CF383MTDX/NOPB require external components for PLL operation?
No, the DS90CF383MTDX/NOPB integrates a fully self-contained PLL that requires no external crystals, capacitors, or resistors. The PLL locks to the incoming FPSHIFT IN (TxCLK IN) signal and generates the precise timing needed for LVDS serialization and clock forwarding. This simplifies layout, reduces BOM count, and improves reliability compared to discrete clock synthesis solutions - a key design advantage confirmed in the DS90CF383MTDX/NOPB datasheet.
What is the significance of the falling-edge data strobe in the DS90CF383MTDX/NOPB?
The DS90CF383MTDX/NOPB samples all 28 bits of parallel input data on the falling edge of the FPSHIFT IN (TxCLK IN) signal. This timing architecture provides tighter hold-time margins and improved noise immunity relative to rising-edge sampling, especially in electrically noisy display environments. The falling-edge strobe is explicitly defined in DS90CF383MTDX/NOPB AC timing diagrams and directly impacts system-level setup/hold validation during interface design.
Can the DS90CF383MTDX/NOPB be used in place of the older 5 V DS90CF583?
Yes, the DS90CF383MTDX/NOPB is backward compatible with the DS90CF583 at the protocol and functional level, but requires a 3.3 V supply instead of 5 V and is not 5 V tolerant on inputs. Migration involves updating VCC, LVDS VCC, and PLL VCC rails to 3.3 V and ensuring upstream logic drives 3.3 V TTL levels. This compatibility is documented in the DS90CF383MTDX/NOPB Applications Information section and verified across multiple customer display upgrades.
What package type and mounting configuration does the DS90CF383MTDX/NOPB use?
The DS90CF383MTDX/NOPB uses a 56-lead TSSOP package (TI package code DGG, JEDEC MO-153), with 0.5 mm lead pitch, matte tin (SN) lead finish, and MSL-2 moisture sensitivity rating (260°C peak reflow, 1 year floor life). It ships in 1000-unit large tape-and-reel format (reel width 24.4 mm, quadrant Q1), optimized for automated SMT placement. This package is identical across DS90CF383MTDX/NOPB, DS90CF383MTD/NOPB, and DS90C383MTDX/NOPB variants.
DS90CF383MTDX/NOPB Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 56-TFSOP (0.240", 6.10mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Not For New Designs
- Applications:
- -
- Interface:
- -
- Voltage - Supply:
- 3V ~ 3.6V
- Supplier Device Package:
- 56-TSSOP
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
DS90CF383MTDX/NOPB FAQ
1.How can I place an order for DS90CF383MTDX/NOPB through Aetrix?
Please submit a Request for Quotation (RFQ) for DS90CF383MTDX/NOPB on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for DS90CF383MTDX/NOPB reliable?
The price and inventory of DS90CF383MTDX/NOPB are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for DS90CF383MTDX/NOPB is usually 5 days.
3.What payment methods are accepted for DS90CF383MTDX/NOPB?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for DS90CF383MTDX/NOPB transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for DS90CF383MTDX/NOPB?
DS90CF383MTDX/NOPB orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your DS90CF383MTDX/NOPB order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for DS90CF383MTDX/NOPB?
For technical support, including DS90CF383MTDX/NOPB datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your DS90CF383MTDX/NOPB requirements.
6.How does Aetrix verify that DS90CF383MTDX/NOPB is sourced from the original manufacturer or authorized distributors?
All DS90CF383MTDX/NOPB products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that DS90CF383MTDX/NOPB meets industry standards.
7.What is the process for return or replacement of DS90CF383MTDX/NOPB?
All DS90CF383MTDX/NOPB units undergo pre-shipment inspection (PSI). If there is an issue with DS90CF383MTDX/NOPB, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The DS90CF383MTDX/NOPB part is unused and in its original packaging.
Return procedure for DS90CF383MTDX/NOPB:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
DS90CF383MTDX/NOPB Tags
-
NVT4857UKAZ
NXP Semiconductors
-
TCA8418RTWR
Texas Instruments
-
PCA9546APWR
Texas Instruments
-
MD0100N8-G
Microchip Technology
-
PCA9548APW,118
NXP Semiconductors
-
PCA9540BDP,118
NXP Semiconductors
-
PCA9548APWR
Texas Instruments
-
PCA9546APW,118
NXP Semiconductors
-
PTN3360DBS,518
NXP Semiconductors
-
PCA9546ABS,118
NXP Semiconductors
-
PCA9518PWR
Texas Instruments
-
PCA9545APW,118
NXP Semiconductors
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
