My Inquiry
My Account
Texas Instruments DS90CF384AMTD/NOPB
- Part No.:
- DS90CF384AMTD/NOPB
- Manufacturer:
- Texas Instruments
- Category:
- Specialized
- Package:
- 56-TFSOP (0.240", 6.10mm Width)
- Datasheet:
-
DS90CF384AMTD/NOPB.pdf
- Description:
- IC INTERFACE SPECIALIZED 56TSSOP
- Quantity:
- Payment:
- Shipping:
Inventory:4,899
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
DS90CF384AMTD/NOPB from Texas Instruments is a +3.3V LVDS receiver IC for 24-bit Flat Panel Display (FPD) Link applications, supporting 20–65 MHz shift clock and converting four LVDS data streams into 28-bit parallel CMOS/TTL output (24 RGB + 4 control). It delivers up to 1.8 Gbps throughput, features best-in-class set/hold times on Rx outputs, and operates in industrial temperature range (−10°C to +70°C) for LCD timing interfaces.
For engineers reviewing the DS90CF384AMTD/NOPB datasheet, DS90CF384AMTD/NOPB pinout, DS90CF384AMTD/NOPB application, or DS90CF384AMTD/NOPB equivalent, this page provides verified technical context, real-world timing behavior, power-down mode operation, FPD Link compatibility with DS90C383A transmitters, and validated alternative receivers for display interface redesigns.
Technical Context
The DS90CF384AMTD/NOPB implements a fully integrated PLL with no external components required, synchronizing to incoming LVDS clock (RxCLK IN±) and generating a falling-edge strobed TTL clock (RxCLK OUT) for latching 28-bit parallel data. Its receiver input stage complies with TIA/EIA-644 LVDS standard and supports differential input voltage range of 0–2.4 V.
It processes four LVDS data pairs (RxIN± ×4) plus one LVDS clock pair, reconstructing 24-bit RGB and 4-bit control signals (HSYNC/VSYNC/DE/CNTL) with precise internal strobe positioning-e.g., RSPos0 = 0.7–1.4 ns at 65 MHz-and maintains ≥500 ps skew margin under worst-case interconnect conditions.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Supply Voltage | 3.0–3.6 V - Operates within standard +3.3V rail tolerance; supports 100 mVPP supply noise. |
| Data Throughput | Up to 1.8 Gbps - Enables 24-bit RGB + 4 control at 65 MHz pixel clock for SXGA resolution. |
| Receiver Power | 81–105 mA @ 65 MHz - Translates to ~340 mW total dissipation; <142 mW typical active power. |
| Power-Down Current | <55 μA max - Enables ultra-low standby power when PWR DOWN pin is asserted low. |
| Output Skew Margin | ≥500 ps @ 65 MHz - Accommodates cable-induced skew and ≤250 ps cycle-to-cycle jitter. |
| ESD Rating | >7 kV HBM - Ensures robustness during handling and board assembly in display module production. |
| Operating Temperature | −10°C to +70°C - Validated for commercial-grade flat-panel display timing in embedded systems. |
Pinout & Package
DS90CF384AMTD/NOPB uses a 56-pin TSSOP package (DGG-56), 13.9–14.1 mm × 6.0–6.2 mm footprint, 1.2 mm max height, JEDEC MO-153 compliant, with exposed thermal pad not connected internally.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| RxIN+ / RxIN− ×4 | LVDS differential data inputs | Accept four LVDS data lanes (28 bits serialized); require 100 Ω termination at receiver end. |
| RxCLK IN+ / RxCLK IN− | LVDS differential clock input | Synchronizes internal PLL; falling edge defines data valid window for parallel output sampling. |
| RxCLK OUT | TTL-level clock output | Falling-edge strobe for latching 28-bit parallel data; period 15–50 ns (20–65 MHz). |
| RxOUT[0:27] | CMOS/TTL parallel outputs | 24-bit RGB (R0–R7, G0–G7, B0–B7) + 4 control (FPLINE/FPFRAME/DRDY/CNTL). |
| PWR DOWN | Active-low enable input | Drives all RxOUT low and disables PLL when logic low; <200 μW quiescent power in this state. |
| VCC / GND ×4 / ×5 | Power and ground distribution | Dedicated pins per functional block (TTL I/O, PLL, LVDS input) minimize switching noise coupling. |
Key Features
| Feature | Design Value |
|---|---|
| Integrated PLL | No external capacitors or resistors needed; locks to 20–65 MHz LVDS clock without tuning. |
| Falling-edge strobe output | RxCLK OUT falling edge directly clocks external latch or FPGA input register for zero-additional-delay sampling. |
| Wide clock support | 20–65 MHz shift clock range covers VGA through dual-pixel SXGA displays without redesign. |
| Low-power power-down mode | <200 μW max current draw enables dynamic power gating in portable or energy-sensitive display systems. |
| High ESD immunity | >7 kV HBM rating protects against electrostatic discharge during panel integration and field service. |
Applications
| Industrial LCD Timing Interface | Medical Imaging Display Controller |
|---|---|
|
Use Scenario: Driving high-resolution TFT panels in factory automation HMIs where EMI reduction is critical. IC Role / Device Role / Timing Role: Converts serialized LVDS video from graphics processor to parallel RGB+control for panel source driver ICs. Use Value: Replaces wide parallel TTL buses, cutting cable count by 75% and reducing radiated emissions per FCC Class B limits. |
Use Scenario: Integrating diagnostic ultrasound display subsystems requiring deterministic pixel timing and low jitter. IC Role / Device Role / Timing Role: Receives LVDS video stream from imaging SoC and regenerates synchronized TTL clock/data for panel interface. Use Value: Provides ≥500 ps skew margin at 65 MHz, ensuring stable pixel sampling across long flex-cable runs in medical enclosures. |
| Avionics Cabin Display Module | Test Equipment Video Signal Generator |
|
Use Scenario: Retrofitting legacy cockpit displays with modern graphics sources using standardized LVDS links. IC Role / Device Role / Timing Role: Acts as protocol-transparent bridge between DS90C383A transmitter and existing TTL-based display controller. Use Value: Supports falling-edge strobe interoperability without translation logic-enables drop-in replacement of older FPD receivers. |
Use Scenario: Generating calibrated video test patterns in automated optical inspection (AOI) systems. IC Role / Device Role / Timing Role: Receives programmable LVDS video from pattern generator and outputs deterministic parallel data for DUT stimulus. Use Value: Delivers best-in-class set/hold times on RxOUTs, enabling reliable capture by high-speed digitizers at 65 MHz pixel rates. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar FPD Link receiver applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| DS90CF364AMTD/NOPB | 18-bit FPD Link receiver (21-pin parallel output), 48-pin TSSOP, lower throughput (1.3 Gbps), same PLL and strobe architecture. | Targets SVGA/XGA panels with 18-bit color depth; lacks 4th control bit (CNTL) and 3 RGB bits vs. DS90CF384AMTD/NOPB. | Select when display resolution and color depth requirements are lower and PCB space is constrained. |
| SN75LVDS83B | 24-bit LVDS receiver with 56-pin TSSOP, but outputs rising-edge strobe and lacks integrated PLL-requires external clock conditioning. | Used in legacy LVDS-to-TTL bridges where system clock tree already provides clean reference; no native 65 MHz lock capability. | Choose only if existing design uses rising-edge sampling and external clock management is acceptable. |
Compared with DS90CF364AMTD/NOPB, DS90CF384AMTD/NOPB adds 6-bit RGB depth and CNTL signal for enhanced display control, while SN75LVDS83B trades integrated PLL simplicity for flexibility in clock sourcing-making DS90CF384AMTD/NOPB optimal for new high-resolution FPD designs needing plug-and-play timing recovery.
Availability
DS90CF384AMTD/NOPB is available at Aetrix Electronics and suitable for industrial HMIs, medical imaging displays, avionics cabin monitors, and automated test equipment requiring stable component supply and long-term lifecycle support.
Supply support for DS90CF384AMTD/NOPB includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and connectivity technologies, with over 50 years of innovation in high-reliability interface solutions.
The DS90CF384AMTD/NOPB belongs to TI's Flat Panel Display Link product line, engineered specifically to replace bulky parallel TTL video buses with noise-immune, high-speed LVDS serial links for LCD and OLED display interfaces.
FAQ
What is the maximum data rate supported by DS90CF384AMTD/NOPB?
The DS90CF384AMTD/NOPB supports up to 1.8 Gbps aggregate data throughput, corresponding to a 65 MHz shift clock with 28-bit parallel output (24 RGB + 4 control). This enables dual-pixel SXGA resolution at 60 Hz with blanking intervals. The device maintains valid setup/hold timing and ≥500 ps skew margin at this rate, as confirmed in the SNLS040I datasheet Figure 15.
Does DS90CF384AMTD/NOPB require external components for PLL operation?
No, DS90CF384AMTD/NOPB requires no external components for PLL operation. Its integrated PLL locks to the incoming LVDS clock (RxCLK IN±) across the full 20–65 MHz range without capacitors, resistors, or loop filters. This is explicitly stated in the FEATURES section of the SNLS040I datasheet and validated in Figure 9 (PLL Set Time).
How does the power-down mode function on DS90CF384AMTD/NOPB?
When the PWR DOWN pin is driven low, DS90CF384AMTD/NOPB enters power-down mode, reducing supply current to <55 μA max and forcing all 28 RxOUT pins low. Outputs remain in this state until PWR DOWN returns high; the PLL relocks in ≤10 ms. This behavior is specified in Electrical Characteristics Table and Figure 12 (Power Down Delay).
Is DS90CF384AMTD/NOPB compatible with DS90C383A transmitter?
Yes, DS90CF384AMTD/NOPB is fully interoperable with the DS90C383A transmitter. Both use falling-edge strobe architecture, share identical LVDS electrical specifications (TIA/EIA-644), and maintain compatible timing margins-including RSKM ≥500 ps at 65 MHz-as documented in SNLS040I Section "Interoperability" and Figure 15.
What package type and lead finish does DS90CF384AMTD/NOPB use?
DS90CF384AMTD/NOPB uses a 56-pin TSSOP package (DGG-56) with lead finish of matte tin (Sn), RoHS-compliant, MSL Level-2 (260°C peak reflow), and part marking "DS90CF384AMTD>B". This is confirmed in TI's PACKAGE OPTION ADDENDUM dated 11-Nov-2025 and mechanical drawing DGG0056A.
DS90CF384AMTD/NOPB Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 56-TFSOP (0.240", 6.10mm Width)
- Packaging:
- Tube
- Product Status:
- Active
- Applications:
- -
- Interface:
- -
- Voltage - Supply:
- 3V ~ 3.6V
- Supplier Device Package:
- 56-TSSOP
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
DS90CF384AMTD/NOPB FAQ
1.How can I place an order for DS90CF384AMTD/NOPB through Aetrix?
Please submit a Request for Quotation (RFQ) for DS90CF384AMTD/NOPB on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for DS90CF384AMTD/NOPB reliable?
The price and inventory of DS90CF384AMTD/NOPB are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for DS90CF384AMTD/NOPB is usually 5 days.
3.What payment methods are accepted for DS90CF384AMTD/NOPB?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for DS90CF384AMTD/NOPB transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for DS90CF384AMTD/NOPB?
DS90CF384AMTD/NOPB orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your DS90CF384AMTD/NOPB order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for DS90CF384AMTD/NOPB?
For technical support, including DS90CF384AMTD/NOPB datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your DS90CF384AMTD/NOPB requirements.
6.How does Aetrix verify that DS90CF384AMTD/NOPB is sourced from the original manufacturer or authorized distributors?
All DS90CF384AMTD/NOPB products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that DS90CF384AMTD/NOPB meets industry standards.
7.What is the process for return or replacement of DS90CF384AMTD/NOPB?
All DS90CF384AMTD/NOPB units undergo pre-shipment inspection (PSI). If there is an issue with DS90CF384AMTD/NOPB, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The DS90CF384AMTD/NOPB part is unused and in its original packaging.
Return procedure for DS90CF384AMTD/NOPB:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
DS90CF384AMTD/NOPB Tags
-
NVT4857UKAZ
NXP Semiconductors
-
TCA8418RTWR
Texas Instruments
-
PCA9546APWR
Texas Instruments
-
MD0100N8-G
Microchip Technology
-
PCA9548APW,118
NXP Semiconductors
-
PCA9540BDP,118
NXP Semiconductors
-
PCA9548APWR
Texas Instruments
-
PCA9546APW,118
NXP Semiconductors
-
PTN3360DBS,518
NXP Semiconductors
-
PCA9546ABS,118
NXP Semiconductors
-
PCA9518PWR
Texas Instruments
-
PCA9545APW,118
NXP Semiconductors
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
