Texas Instruments DS90CF384AQMTX/NOPB
- Part No.:
- DS90CF384AQMTX/NOPB
- Manufacturer:
- Texas Instruments
- Category:
- Specialized
- Package:
- 56-TFSOP (0.240", 6.10mm Width)
- Datasheet:
-
DS90CF384AQMTX/NOPB.pdf
- Description:
- IC INTERFACE SPECIALIZED 56TSSOP
- Quantity:
- Payment:

- Shipping:

Inventory:173
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
DS90CF384AQMTX/NOPB from Texas Instruments is an automotive-grade LVDS receiver IC for FPD-Link applications, converting four LVDS data streams into 28-bit parallel LVCMOS/LVTTL output (24-bit RGB + 4 control) at up to 65 MHz clock rate and 1.8 Gbps aggregate throughput. It operates from 3.3 V, delivers 50% duty-cycle RxCLK OUT, and supports VGA–Dual Pixel SXGA displays in flat-panel timing controller interfaces.
For engineers reviewing the DS90CF384AQMTX/NOPB datasheet, DS90CF384AQMTX/NOPB pinout, DS90CF384AQMTX/NOPB application, or DS90CF384AQMTX/NOPB equivalent, key selection criteria include AEC-Q100 Grade 3 qualification, −40°C to +85°C operation, low-power receiver mode (<142 mW @65 MHz), precise setup/hold timing (RSRC = 4.5–7.3 ns), and TSSOP-56 package compatibility with high-density display interconnects.
Technical Context
The DS90CF384AQMTX/NOPB implements a PLL-based LVDS-to-LVCMOS conversion architecture with no external components required. Its internal data sampling window is defined by receiver input strobe positions (RSPos0–RSPos6) ranging from 0.7 ns to 14.6 ns across 25–65 MHz, enabling robust skew margin (RSKM = 500–750 ps) against cable-induced jitter and ISI.
It features dedicated LVDS and PLL power domains (LVDS VCC, PLL VCC, VCC), independent ground pins (LVDS GND ×3, PLL GND ×2, GND ×5), and TTL-level control signaling including PWR DOWN for <200 μW power-down mode. Output timing is referenced to RxCLK OUT falling edge as data strobe per FPD-Link convention.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Supply Voltage | 3.0–3.6 V nominal; enables direct integration with 3.3 V system rails without level-shifting. |
| Data Throughput | 1.8 Gbps aggregate; supports 24-bit RGB + 4 control bits at 65 MHz pixel clock for Dual Pixel SXGA resolution. |
| Operating Temperature | −40°C to +85°C; qualified per AEC-Q100 Grade 3 for automotive infotainment and instrument cluster use. |
| RxCLK OUT Duty Cycle | 50% typical; ensures symmetrical timing margins for downstream latch capture of 28-bit parallel data. |
| Power Consumption | 105 mA max @65 MHz (3.3 V); translates to <142 mW typical Rx power, critical for thermally constrained display modules. |
| Input Skew Margin | 500 ps minimum @65 MHz; accommodates interconnect skew up to ~12.5 ft of twisted-pair cable at 65 MHz. |
| ESD Rating | >7 kV HBM; protects against handling damage during assembly of automotive display subassemblies. |
Pinout & Package
DS90CF384AQMTX/NOPB uses a 56-lead TSSOP (DGG) package with 0.5 mm pitch, 13.9–14.1 mm body length, and 6.0–6.2 mm width. Pin 1 is located in Quadrant Q1 per tape-and-reel orientation standard.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| RxIN+, RxIN− (×4) | LVDS differential data inputs | Accept four serialized LVDS data lanes from FPD-Link transmitter (e.g., DS90C383B); require 100 Ω termination. |
| RxCLK IN+, RxCLK IN− | LVDS differential clock input | Recover embedded clock from FPD-Link stream; drives internal PLL for synchronous parallel output generation. |
| RxOUT[0:27] | LVCMOS/LVTTL parallel outputs | 28-bit output bus: RxOUT[0:7] = Red, [8:15] = Green, [16:23] = Blue, [24:26] = FPLINE/FPFRAME/DRDY (HSYNC/VSYNC/DE). |
| RxCLK OUT | TTL-level clock output | Falling edge serves as data strobe for latching 28-bit parallel outputs; period = 15–50 ns depending on input clock. |
| PWR DOWN | Active-low enable control | Drives all RxOUT low and reduces supply current to ≤55 μA; used for display blanking or power gating. |
| VCC, PLL VCC, LVDS VCC | Separate power domains | VCC powers TTL outputs; PLL VCC supplies phase-locked loop; LVDS VCC powers LVDS receivers-enables noise isolation. |
Key Features
| Feature | Design Value |
|---|---|
| Integrated PLL | No external capacitors or resistors required; eliminates BOM cost and layout area for clock recovery circuitry. |
| Wide shift clock support | 20–65 MHz range; covers VGA (25 MHz), SVGA (40 MHz), XGA (65 MHz), and Dual Pixel SXGA (65 MHz) timing requirements. |
| Best-in-class set/hold times | RxOUT setup to RxCLK OUT = 4.5–7.3 ns; enables reliable capture by low-skew FPGA or ASIC timing controllers. |
| Automotive qualification | AEC-Q100 Grade 3 certified; validated for extended temperature cycling, humidity, and vibration in vehicle cabin environments. |
| Low-power operation | 142 mW typical @65 MHz grayscale; reduces thermal load in sealed display enclosures with limited airflow. |
Applications
| Automotive Instrument Cluster | Industrial HMI Display |
|---|---|
Use Scenario: Driving analog-style gauges and digital readouts in vehicle dashboards using TFT-LCD panels. IC Role / Device Role / Timing Role: LVDS-to-parallel bridge converting serialized video from MCU or graphics processor to native LCD interface timing. Use Value: Enables EMI-compliant cabling between head unit and dashboard while maintaining 65 MHz pixel clock integrity for crisp 1280×480 resolution rendering. |
Use Scenario: Connecting ARM-based HMI controllers to 7″–10″ industrial touchscreens in factory automation panels. IC Role / Device Role / Timing Role: FPD-Link receiver providing 24-bit RGB and DE/HSYNC/VSYNC signals to display timing controller ASIC. Use Value: Supports 1024×600 (XGA) and 1280×800 (WXGA) resolutions with guaranteed 500 ps input skew margin over 1.5 m ribbon cables. |
| Medical Diagnostic Monitor | Avionics Multi-Function Display |
Use Scenario: High-fidelity imaging display in portable ultrasound or patient monitors requiring grayscale fidelity and low latency. IC Role / Device Role / Timing Role: Parallel data formatter delivering synchronized 8-bit-per-channel RGB with precise DE assertion for frame boundary alignment. Use Value: Delivers <142 mW power draw and 7.3 ns maximum RxOUT setup time-critical for real-time image pipeline timing closure. |
Use Scenario: Ruggedized cockpit display interfacing with ARINC-664 or AFDX video sources via FPD-Link serialization. IC Role / Device Role / Timing Role: Certified LVDS receiver ensuring deterministic pixel delivery under −40°C cold-start and +85°C sustained operation. Use Value: AEC-Q100 Grade 3 qualification provides design assurance for DO-160E Section 22 environmental compliance in airborne systems. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar LVDS receiver applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| DS90CF384AMTX/NOPB | Same silicon die, tube packaging (34 pcs/tube) vs. tape-and-reel (1000 pcs/reel); identical electrical specs and pinout. | Preferred for prototyping and low-volume validation where reel handling is unnecessary. | Select DS90CF384AMTX/NOPB when manual placement or small-batch evaluation is required. |
| SN65LVDS386DGGR | 28-bit LVDS receiver with same pin count but non-AEC-Q100 rated; higher 165 mW typical power @65 MHz. | Suitable for commercial-grade industrial displays but not automotive or avionics due to lack of Grade 3 qualification. | Choose SN65LVDS386DGGR only if AEC-Q100 compliance is not required and higher power budget is acceptable. |
Compared with DS90CF384AQMTX/NOPB, DS90CF384AMTX/NOPB offers identical performance in tube format for engineering validation, while SN65LVDS386DGGR trades automotive qualification and lower power for broader commercial availability-making DS90CF384AQMTX/NOPB the sole choice for production automotive displays.
Availability
DS90CF384AQMTX/NOPB is available at Aetrix Electronics and suitable for automotive instrument clusters, industrial HMIs, medical diagnostic monitors, and avionics MFDs requiring stable component supply, long-term lifecycle support, and AEC-Q100-compliant sourcing.
Supply support for DS90CF384AQMTX/NOPB includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and connectivity technologies, with decades of expertise in high-speed interface solutions.
The DS90CF384AQMTX/NOPB belongs to TI's FPD-Link family, engineered specifically for EMI-resistant, high-bandwidth video transport in automotive and industrial flat-panel displays.
FAQ
What is the primary function of the DS90CF384AQMTX/NOPB in a display system?
The DS90CF384AQMTX/NOPB functions as an LVDS-to-parallel converter that recovers four serialized LVDS data streams and one LVDS clock into 28-bit LVCMOS/LVTTL parallel output-comprising 24-bit RGB video data and up to 4 control signals (HSYNC, VSYNC, DE, CNTL). It enables high-speed, low-EMI video transmission between timing controllers and LCD panels. The DS90CF384AQMTX/NOPB achieves this with integrated PLL clock recovery and guaranteed timing margins across its full 20–65 MHz operating range.
Does the DS90CF384AQMTX/NOPB require external components for PLL operation?
No, the DS90CF384AQMTX/NOPB integrates a fully self-contained PLL that requires no external capacitors, resistors, or crystals. Its PLL locks directly to the incoming LVDS clock (RxCLK IN±) and generates the synchronized RxCLK OUT signal used to strobe the 28-bit parallel outputs. This simplifies board layout, reduces BOM count, and improves reliability-key advantages confirmed in TI's SNLS345A datasheet for the DS90CF384AQMTX/NOPB.
How does the DS90CF384AQMTX/NOPB support automotive applications?
The DS90CF384AQMTX/NOPB is explicitly qualified to AEC-Q100 Grade 3 standards, covering operation from −40°C to +85°C ambient temperature, robust ESD protection (>7 kV HBM), and validated reliability for automotive infotainment and instrument cluster use. Its low 142 mW typical power consumption at 65 MHz and precise timing parameters (e.g., 4.5–7.3 ns RxOUT setup time) ensure stable pixel delivery in thermally constrained vehicle cabins. These attributes are specified and tested for the DS90CF384AQMTX/NOPB per TI's production data.
What is the meaning of "PWR DOWN" functionality on the DS90CF384AQMTX/NOPB?
The PWR DOWN pin on the DS90CF384AQMTX/NOPB is an active-low control input that places the device into ultra-low-power mode (<200 μW max), driving all 28 RxOUT signals low and disabling internal circuitry except bias references. This feature enables display blanking, power gating during sleep states, or synchronization with system-level power management. The DS90CF384AQMTX/NOPB specifies RPDD (power-down delay) as 1 μs, ensuring rapid entry/exit from this state without disrupting video timing integrity.
Can the DS90CF384AQMTX/NOPB be used with non-TI FPD-Link transmitters?
Yes, the DS90CF384AQMTX/NOPB is compatible with any TIA/EIA-644-compliant LVDS transmitter operating within its 20–65 MHz shift clock range and 1.8 Gbps aggregate data rate limit. While optimized for TI's DS90C383B transmitter, its input specifications-including differential input thresholds (±100 mV), common-mode range (0–2.4 V), and skew margin (500 ps @65 MHz)-support interoperability with third-party FPD-Link sources. This compatibility is verified in the DS90CF384AQMTX/NOPB's electrical characteristics and AC timing tables.
DS90CF384AQMTX/NOPB Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 56-TFSOP (0.240", 6.10mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Applications:
- -
- Interface:
- -
- Voltage - Supply:
- 3V ~ 3.6V
- Supplier Device Package:
- 56-TSSOP
- Grade:
- Automotive
- Qualification:
- AEC-Q100
- Mounting Type:
- Surface Mount
DS90CF384AQMTX/NOPB FAQ
1.How can I place an order for DS90CF384AQMTX/NOPB through Aetrix?
Please submit a Request for Quotation (RFQ) for DS90CF384AQMTX/NOPB on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for DS90CF384AQMTX/NOPB reliable?
The price and inventory of DS90CF384AQMTX/NOPB are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for DS90CF384AQMTX/NOPB is usually 5 days.
3.What payment methods are accepted for DS90CF384AQMTX/NOPB?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for DS90CF384AQMTX/NOPB transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for DS90CF384AQMTX/NOPB?
DS90CF384AQMTX/NOPB orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your DS90CF384AQMTX/NOPB order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for DS90CF384AQMTX/NOPB?
For technical support, including DS90CF384AQMTX/NOPB datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your DS90CF384AQMTX/NOPB requirements.
6.How does Aetrix verify that DS90CF384AQMTX/NOPB is sourced from the original manufacturer or authorized distributors?
All DS90CF384AQMTX/NOPB products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that DS90CF384AQMTX/NOPB meets industry standards.
7.What is the process for return or replacement of DS90CF384AQMTX/NOPB?
All DS90CF384AQMTX/NOPB units undergo pre-shipment inspection (PSI). If there is an issue with DS90CF384AQMTX/NOPB, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The DS90CF384AQMTX/NOPB part is unused and in its original packaging.
Return procedure for DS90CF384AQMTX/NOPB:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
DS90CF384AQMTX/NOPB Tags

-
NVT4857UKAZ
NXP Semiconductors
-
TCA8418RTWR
Texas Instruments
-
PCA9546APWR
Texas Instruments

-
MD0100N8-G
Microchip Technology

-
PCA9548APW,118
NXP Semiconductors

-
PCA9540BDP,118
NXP Semiconductors

-
PCA9548APWR
Texas Instruments

-
PCA9546APW,118
NXP Semiconductors

-
PTN3360DBS,518
NXP Semiconductors

-
PCA9546ABS,118
NXP Semiconductors

-
PCA9518PWR
Texas Instruments

-
PCA9545APW,118
NXP Semiconductors
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

