My Inquiry
My Account
Texas Instruments DS90CP04TLQ/NOPB
- Part No.:
- DS90CP04TLQ/NOPB
- Manufacturer:
- Texas Instruments
- Category:
- Signal Switches, Multiplexers, Decoders
- Package:
- 32-WFQFN Exposed Pad
- Datasheet:
-
DS90CP04TLQ/NOPB.pdf
- Description:
- IC CROSSPOINT SW 1 X 4:4 32WQFN
- Quantity:
- Payment:
- Shipping:
Inventory:203
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
DS90CP04TLQ/NOPB from Texas Instruments is a 4×4 non-blocking LVDS crosspoint switch enabling any of four differential inputs (IN1±–IN4±) to route to any of four differential outputs (OUT1±–OUT4±) at up to 1.5 Gbps, with <2.5 psRMS jitter and <50 ps channel-to-channel skew. It operates from a single +2.5 V supply and supports TRI-STATE outputs for dynamic reconfiguration in high-speed serial interconnects.
For engineers reviewing the DS90CP04TLQ/NOPB datasheet, DS90CP04TLQ/NOPB pinout, DS90CP04TLQ/NOPB application, or DS90CP04TLQ/NOPB equivalent, key selection criteria include its 1.5 Gbps per channel bandwidth, serial/parallel configuration interface (SCLK/SI/SEL0/MODE), WQFN-32 package with broadside I/O layout, and support for LVDS/LVPECL/2.5V-CML signal levels.
Technical Context
The DS90CP04TLQ/NOPB implements a fully differential, non-blocking 4×4 switch matrix composed of four independent 4:1 multiplexers - one per output - each selectable via serial (30-bit control word) or parallel (SEL0/SEL1/MODE) interface. Its architecture isolates high-speed data paths from digital control logic using separate clock domains (SCLK vs. internal configuration load timing).
It features dual configuration modes: serial mode (MODE = low) enables cascaded programming across multi-device arrays via RSO/RSCLK and CSO/CSCLK; parallel mode (MODE = high) uses SEL0/SEL1 to select among four fixed routing patterns (Broadcast, Redundancy, Broadside). All LVDS I/Os maintain 100 mV–475 mV differential swing and 0.05 V–3.25 V common-mode range.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Switch Architecture | 4×4 non-blocking, fully differential LVDS crosspoint with four independent 4:1 MUX channels |
| Max Data Rate | 1.5 Gbps per channel - supports serial protocols including Gigabit Ethernet, DisplayPort AUX, and camera links |
| Jitter Performance | 1.6–2.5 psRMS random jitter at 750 MHz–1.25 GHz; ≤40 psP-P total jitter with K28.5 pattern at 1.5 Gb/s |
| Propagation Delay | 500–1200 ps (tPLHD/tPHLD) - tightly controlled for deterministic timing in synchronous systems |
| Supply Voltage | +2.5 V ±5% - single-rail operation simplifies power delivery versus dual-supply alternatives |
| Output Control | TRI-STATE LVDS outputs - enables hot-swap routing and bus sharing without external termination switching |
| Package | WQFN-32, 6×6 mm, 0.5 mm pitch, exposed DAP (GND) - optimized for high-density PCB layout with broadside I/O |
Pinout & Package
DS90CP04TLQ/NOPB is housed in a 32-pin WQFN package (6×6×0.75 mm body, 0.5 mm pitch) with exposed thermal pad (DAP) connected to GND. Broadside pin arrangement places all differential inputs on one side and outputs on the opposite side, minimizing crosstalk and easing controlled-impedance routing.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| IN1+ / IN1− to IN4+ / IN4− | Differential LVDS inputs | Common to all four MUXes; accept LVDS/LVPECL/2.5V-CML signals with 0.05–3.25 V common-mode range |
| OUT1+ / OUT1− to OUT4+ / OUT4− | Differential LVDS outputs | Each independently configurable to connect to any input pair; support TRI-STATE disable |
| SCLK, SI/SEL1, SEL0, LOAD, MODE | LVCMOS control inputs | Enable serial (SCLK/SI) or parallel (SEL0/SEL1/MODE) configuration; LOAD triggers atomic update of all outputs |
| CSO, CSCLK, RSO, RSCLK | Cascaded serial interface outputs | Support daisy-chained programming of multi-device arrays; CSx for column, RSx for row propagation |
| VDD (pins 1, 8, 17, 24) | Power supply | +2.5 V supply requiring ≥4 × 0.01 µF low-ESR bypass capacitors near each VDD pin |
| GND (pins 4, 20, 21, DAP) | Ground reference | DAP is primary GND connection - must be soldered to ground plane with ≥4 thermal vias |
Key Features
| Feature | Design Value |
|---|---|
| DC–1.5 Gbps operation | Validated data rate range ensures compatibility with legacy and emerging high-speed serial interfaces without derating |
| Pin- and serial-configurable routing | Eliminates need for multiple discrete switches or FPGA-based routing; reduces BOM count and layout complexity |
| Double register loading | Separate load register and configuration register enable glitch-free updates - new settings take effect only after LOAD pulse |
| Read-back capability | Serial interface supports configuration verification via 30-bit read-back frame, critical for system diagnostics and fault recovery |
| Low skew & jitter | ≤50 ps channel-to-channel skew and ≤2.5 psRMS jitter preserve signal integrity in multi-lane timing-critical applications |
Applications
| High-Speed Camera Interface | Multi-Channel Display Interconnect |
|---|---|
Use Scenario: Routing serialized image data from four CMOS image sensors to a central processor or FPGA over differential pairs. IC Role / Device Role / Timing Role: DS90CP04TLQ/NOPB acts as a reconfigurable front-end crosspoint, enabling dynamic sensor selection or simultaneous capture without physical rewiring. Use Value: Enables flexible camera array architectures with <1.2 ns max propagation delay variation across channels, preserving pixel alignment and reducing skew-induced image artifacts. |
Use Scenario: Switching between multiple display sources (e.g., GPU, video decoder, test pattern generator) to a single LVDS display panel or MIPI D-PHY receiver. IC Role / Device Role / Timing Role: DS90CP04TLQ/NOPB serves as a protocol-transparent physical-layer switch, supporting LVDS signaling at up to 1.5 Gbps per lane. Use Value: Provides seamless source switching with <5 ns output enable/disable time (tON/tOFF), eliminating visible screen glitches during hot-switching events. |
| Redundant Serial Link Management | Test Equipment Signal Routing |
Use Scenario: Implementing failover paths in industrial Ethernet or automotive ADAS links where continuity of high-speed data flow is safety-critical. IC Role / Device Role / Timing Role: DS90CP04TLQ/NOPB configures as redundancy switch (IN1→OUT1/OUT2, IN3→OUT3/OUT4), allowing real-time path switching upon link failure detection. Use Value: Achieves sub-150 ns reconfiguration time (tSW) and maintains <30 ps pulse skew, ensuring minimal interruption to time-sensitive control loops. |
Use Scenario: Automated test equipment (ATE) requiring programmable routing of high-speed stimulus and response signals between instruments and DUTs. IC Role / Device Role / Timing Role: DS90CP04TLQ/NOPB functions as a calibrated, low-jitter signal router in bit-error-rate testers and oscilloscope front-ends. Use Value: Delivers ≤40 psP-P total jitter at 1.5 Gb/s, meeting stringent signal fidelity requirements for compliance testing of SerDes PHYs. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar LVDS crosspoint switch applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MAX9156ETJ+ | 3×3 LVDS crosspoint; 1.5 Gbps max; no serial interface; only parallel SEL pins | Limited to 3-input/3-output topologies; lacks cascading and read-back capability | Select when board space is constrained and routing complexity is low; not suitable for scalable arrays. |
| SN65LVDS302PW | 4×4 LVDS mux with fixed broadcast routing; no per-output configurability; no serial interface | Only supports INx→all OUTs distribution; no point-to-point or redundancy modes | Choose for cost-sensitive broadcast-only use cases where flexibility is secondary to unit price. |
Compared with MAX9156ETJ+ and SN65LVDS302PW, DS90CP04TLQ/NOPB uniquely combines full 4×4 non-blocking routing, serial cascading, read-back verification, and TRI-STATE outputs - making it the only option for reconfigurable, multi-device, high-integrity LVDS interconnects.
Availability
DS90CP04TLQ/NOPB is available at Aetrix Electronics and suitable for high-speed camera interfaces, display interconnects, redundant serial links, and automated test equipment requiring stable component supply and long-term manufacturability.
Supply support for DS90CP04TLQ/NOPB includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and high-speed interface solutions, with decades of expertise in signal integrity and timing-critical IC design.
The DS90CP04TLQ/NOPB belongs to TI's high-speed LVDS interface portfolio, engineered specifically for deterministic, low-jitter signal routing in imaging, display, and industrial communications systems.
FAQ
What is the maximum supported data rate for DS90CP04TLQ/NOPB?
The DS90CP04TLQ/NOPB is characterized and specified for DC to 1.5 Gbps operation per channel. Electrical tests confirm jitter performance (≤2.5 psRMS) and signal integrity (≤40 psP-P TJ) at this rate using K28.5 and PRBS23 patterns. Operation beyond 1.5 Gbps is not guaranteed and falls outside published specifications.
Does DS90CP04TLQ/NOPB support both serial and parallel configuration modes?
Yes, DS90CP04TLQ/NOPB supports dual configuration methods: serial mode (MODE = low) uses SCLK/SI/CSO/RSO for cascaded programming of multi-device arrays, and parallel mode (MODE = high) uses SEL0/SEL1 to select among four fixed routing patterns (Broadcast, Redundancy, Broadside, Distribution). Both modes coexist but are mutually exclusive per MODE state.
How does the DS90CP04TLQ/NOPB handle power supply decoupling?
DS90CP04TLQ/NOPB requires at least four 0.01 µF low-ESR ceramic capacitors placed as close as possible to each of its four VDD pins (1, 8, 17, 24). The exposed DAP must be connected to the PCB ground plane using ≥4 thermal vias. This layout minimizes supply noise coupling into high-speed differential paths and ensures stable 2.5 V operation across temperature.
Can DS90CP04TLQ/NOPB outputs be individually disabled?
No - DS90CP04TLQ/NOPB provides global TRI-STATE control: asserting LOAD high while pulsing SCLK (or toggling MODE/SELx) disables all four outputs simultaneously. There is no per-channel enable/disable. Output disable time (tOFF) is guaranteed ≤5 ns, enabling fast bus release in shared interconnects.
Is read-back functionality available on DS90CP04TLQ/NOPB?
Yes, DS90CP04TLQ/NOPB supports full read-back of its 30-bit configuration register via the serial interface. Sending a "Read" start frame (01 1110b) causes the device to shift out current routing settings on RSO and CSO. This allows runtime verification of switch state and is essential for diagnostic and safety-critical systems.
DS90CP04TLQ/NOPB Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 32-WFQFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Type:
- Crosspoint Switch
- Circuit:
- 1 x 4:4
- Independent Circuits:
- 1
- Current - Output High, Low:
- -
- Voltage Supply Source:
- Single Supply
- Voltage - Supply:
- 2.375V ~ 2.625V
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 32-WQFN (6x6)
DS90CP04TLQ/NOPB FAQ
1.How can I place an order for DS90CP04TLQ/NOPB through Aetrix?
Please submit a Request for Quotation (RFQ) for DS90CP04TLQ/NOPB on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for DS90CP04TLQ/NOPB reliable?
The price and inventory of DS90CP04TLQ/NOPB are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for DS90CP04TLQ/NOPB is usually 5 days.
3.What payment methods are accepted for DS90CP04TLQ/NOPB?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for DS90CP04TLQ/NOPB transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for DS90CP04TLQ/NOPB?
DS90CP04TLQ/NOPB orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your DS90CP04TLQ/NOPB order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for DS90CP04TLQ/NOPB?
For technical support, including DS90CP04TLQ/NOPB datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your DS90CP04TLQ/NOPB requirements.
6.How does Aetrix verify that DS90CP04TLQ/NOPB is sourced from the original manufacturer or authorized distributors?
All DS90CP04TLQ/NOPB products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that DS90CP04TLQ/NOPB meets industry standards.
7.What is the process for return or replacement of DS90CP04TLQ/NOPB?
All DS90CP04TLQ/NOPB units undergo pre-shipment inspection (PSI). If there is an issue with DS90CP04TLQ/NOPB, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The DS90CP04TLQ/NOPB part is unused and in its original packaging.
Return procedure for DS90CP04TLQ/NOPB:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
DS90CP04TLQ/NOPB Tags
-
SN74HC138DR
Texas Instruments
-
TC7SB3157CFU,LF(CT
Toshiba Semiconductor and Storage
-
74CBTLV3257PW,118
Nexperia USA Inc.
-
SN74CBTLV3257PWR
Texas Instruments
-
74CBTLV3257GUX
Nexperia USA Inc.
-
74HC154BQ,118
Nexperia USA Inc.
-
P3S0200GMX
NXP USA Inc.
-
SN74CB3Q3245PWR
Texas Instruments
-
SN74CB3Q3257RGYR
Texas Instruments
-
TCA9543APWR
Texas Instruments
-
TCA9546APWR
Texas Instruments
-
SN74HC138N
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
