Texas Instruments DS90CR216AMTD
- Part No.:
- DS90CR216AMTD
- Manufacturer:
- Texas Instruments
- Category:
- Specialized
- Package:
- 48-TFSOP (0.240", 6.10mm Width)
- Datasheet:
-
DS90CR216AMTD.pdf
- Description:
- IC INTERFACE SPECIALIZED 48TSSOP
- Quantity:
- Payment:

- Shipping:

Inventory:4,408
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
DS90CR216AMTD from Texas Instruments is a 21-bit LVDS-to-LVCMOS deserializer IC used as a high-speed serial link receiver in display interface systems. It converts three LVDS data lanes plus one LVDS clock into 21 parallel 3.3-V LVCMOS outputs (18-bit RGB + HSYNC/VSYNC/DE), supports 20–66 MHz input clock rates, delivers ≤90 mA supply current at 66 MHz, and operates across −40°C to +85°C.
For engineers reviewing the DS90CR216AMTD datasheet, DS90CR216AMTD pinout, DS90CR216AMTD application, or DS90CR216AMTD equivalent, this page provides verified technical context, real-world timing margins, package-specific layout guidance, and validated alternative parts for display interface design, automotive infotainment, and industrial imaging systems.
Technical Context
The DS90CR216AMTD implements a fully integrated PLL that locks to incoming LVDS clock signals (20–66 MHz) without external components, enabling precise sampling of serialized 3× LVDS data streams. Its internal deserialization logic reconstructs 21-bit parallel LVCMOS output data with rising-edge strobing on RxCLKOUT, achieving 1.386 Gbps aggregate throughput at 66 MHz.
It features dedicated LVDS input termination support (100-Ω differential), separate power domains for LVDS inputs (LVDS VCC/GND), PLL (PLL VCC/GND), and LVCMOS outputs (VCC/GND), and a dedicated PWR DWN pin enabling <55 μA power-down mode. Receiver skew margin (RSKM) is specified at 400 ps (66 MHz) and 490 ps (40 MHz), directly supporting robust timing in cable or PCB trace interconnects.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Input Interface | 3 LVDS data pairs + 1 LVDS clock pair - enables compact 4-wire differential routing instead of wide parallel buses |
| Data Width | 21-bit LVCMOS output (RxOUT[20:0]) - maps to 18-bit RGB + 3 control signals (HSYNC, VSYNC, DE) |
| Clock Range | 20–66 MHz LVDS input clock - supports VGA through WXGA resolutions with pixel clocks up to 66 MHz |
| Throughput | 1.386 Gbps max (66 MHz × 21 bits) - sufficient for 1280×800@60Hz 18-bit RGB with blanking |
| Power Consumption | ≤90 mA at 66 MHz (VCC = 3.3 V) - translates to <297 mW typical LVCMOS output power |
| Power-Down Current | <55 μA max - enables rapid low-power state entry during display blanking or sleep modes |
| ESD Rating | ±7 kV HBM, ±700 V CDM - meets industrial and automotive board-level ESD robustness requirements |
| Operating Temp | −40°C to +85°C - qualified for extended-temperature industrial and automotive infotainment use |
Pinout & Package
TSSOP-48 package (12.50 mm × 6.10 mm), lead pitch 0.5 mm, thermally enhanced with 5 ground pins and dedicated power domains for LVDS inputs, PLL, and LVCMOS outputs.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| RxIN0+ / RxIN0− RxIN1+ / RxIN1− RxIN2+ / RxIN2− |
LVDS differential data inputs | Three 100-Ω-terminated LVDS data lanes carrying serialized 21-bit payload; require matched-length routing |
| RxCLKIN+ / RxCLKIN− | LVDS differential clock input | Reference clock for PLL lock; determines deserialization rate and output strobe timing |
| RxOUT[20:0] | LVCMOS parallel data outputs | 21 single-ended 3.3-V outputs - bit-aligned to RGB666 + sync/control; strobed on RxCLKOUT rising edge |
| RxCLKOUT | LVCMOS clock output | Rising-edge strobe synchronized to internal PLL; drives external logic or display timing controller |
| PWR DWN | LVCMOS active-low enable | Assert low to disable outputs and reduce supply current to <55 μA; no external pull-up required |
| VCC / GND (×4 / ×5) | LVCMOS I/O power & ground | Dedicated supply/ground pins per side minimize switching noise coupling into sensitive LVDS/PLL domains |
| LVDS VCC / LVDS GND | LVDS input bias supply | Isolated analog domain for LVDS receivers; decoupling critical for jitter performance |
| PLL VCC / PLL GND | PLL core supply | Separate low-noise domain ensures stable phase lock and minimal clock jitter (<250 ps cycle-to-cycle) |
Key Features
| Feature | Design Value |
|---|---|
| Integrated PLL with no external components | Eliminates external crystal, capacitors, or loop filters - reduces BOM count and layout area by ≥4 parts |
| Receiver skew margin (RSKM) | 400 ps at 66 MHz - quantifies usable timing window for interconnect skew, jitter, and ISI in real cabling |
| Best-in-class setup/hold times | RSRC = 4.5–7.3 ns, RHRC = 4–6.3 ns - enables reliable capture by downstream FPGA or display controller at full speed |
| Multi-domain power architecture | Dedicated VCC/GND, LVDS VCC/GND, and PLL VCC/GND - suppresses cross-domain noise coupling affecting jitter and RSKM |
| LVDS compliance | Fully compatible with TIA/EIA-644 standard - guarantees interoperability with TI's DS90C124/DS90CF56x transmitters and third-party LVDS sources |
| Industrial temperature range | −40°C to +85°C operation - supports deployment in automotive dash displays, medical imaging panels, and factory HMIs |
Applications
| Automotive Infotainment Display | Industrial Panel PC Interface |
|---|---|
|
Use Scenario: Transmitting video from head unit GPU to TFT LCD in vehicle dashboard over flexible flat cable. IC Role / Device Role / Timing Role: Deserializes 3× LVDS data + clock from DS90CF5624 transmitter into 18-bit RGB + sync for display timing controller. Use Value: Replaces 24+ signal traces with 8 differential wires, cutting EMI emissions by >20 dB and enabling thinner, more durable cable assemblies. |
Use Scenario: Connecting embedded GPU to high-brightness 1024×768 industrial LCD in factory automation HMI. IC Role / Device Role / Timing Role: Receives serialized video over 15-cm PCB trace; outputs strobed 21-bit LVCMOS to display driver ASIC. Use Value: Achieves 66 MHz pixel clock with 400 ps RSKM - accommodates trace length mismatch up to 40 mm without timing closure issues. |
| Digital Signage Video Receiver | Medical Imaging Monitor Interface |
|
Use Scenario: Receiving HD video stream from media player over LVDS cable to large-format commercial display. IC Role / Device Role / Timing Role: Converts serialized 21-bit video into parallel LVCMOS for timing controller driving dual-channel LVDS panel interface. Use Value: Supports 1280×800@60Hz with 1.386 Gbps throughput and <297 mW active power - enables fanless thermal design. |
Use Scenario: Delivering diagnostic ultrasound image data from processing module to grayscale clinical monitor. IC Role / Device Role / Timing Role: Deserializes noise-immune LVDS link carrying 18-bit grayscale + sync to display timing engine. Use Value: ±7 kV HBM ESD rating ensures reliability in hospital environments; −40°C to +85°C range supports cold-storage imaging carts. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar LVDS deserializer applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| DS90CR286AMTD | 28-bit LVCMOS output (24-bit RGB + 4 control), 4 LVDS data lanes, 56-pin TSSOP | Supports higher-resolution displays (e.g., 1366×768@60Hz 24-bit RGB); requires additional LVDS lane and PCB routing | Select when 24-bit color depth or higher resolution is required; not pin-compatible due to different pin count and function mapping |
| SN65LVDS32 | Single-channel LVDS receiver (1-bit), no PLL, no deserialization, SOIC-8 | Only recovers LVDS signal to single-ended CMOS; no clock recovery or parallel conversion capability | Use only for basic LVDS signal conditioning; cannot replace DS90CR216AMTD in display interface roles |
Compared with DS90CR286AMTD, DS90CR216AMTD offers lower pin count, reduced routing complexity, and optimized power for 18-bit RGB systems; SN65LVDS32 lacks PLL, deserialization, and multi-bit output - making it unsuitable as a functional alternative for display link applications.
Availability
DS90CR216AMTD is available at Aetrix Electronics and suitable for automotive infotainment, industrial panel PCs, and digital signage requiring stable component supply, long-term lifecycle assurance, and traceable sourcing.
Supply support for DS90CR216AMTD includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and connectivity technologies, with decades of expertise in high-speed interface solutions.
The DS90CR216AMTD belongs to TI's Channel Link I deserializer product line, designed specifically for high-reliability, low-EMI video transport between GPUs and displays in automotive, industrial, and medical equipment.
FAQ
What is the maximum supported pixel clock frequency for DS90CR216AMTD?
The DS90CR216AMTD supports LVDS input clock frequencies from 20 MHz to 66 MHz. At 66 MHz, it achieves 1.386 Gbps aggregate throughput, enabling resolutions such as 1280×800@60Hz with 18-bit RGB. The device's RSKM of 400 ps at 66 MHz ensures timing margin for real-world interconnects. DS90CR216AMTD does not support clocks beyond 66 MHz per its datasheet specifications.
Does DS90CR216AMTD require external components for PLL operation?
No, DS90CR216AMTD integrates a fully self-contained PLL that locks to the incoming LVDS clock without any external crystals, capacitors, or resistors. This simplifies design, reduces bill-of-materials cost, and improves layout reliability. The PLL operates across the full 20–66 MHz input range and delivers low-jitter RxCLKOUT with <250 ps cycle-to-cycle jitter when paired with compliant transmitters like DS90CF5624.
How many LVDS differential pairs does DS90CR216AMTD accept?
DS90CR216AMTD accepts exactly four LVDS differential pairs: three for serialized data (RxIN0±, RxIN1±, RxIN2±) and one for the clock (RxCLKIN±). Each pair requires a 100-Ω termination resistor placed as close as possible to the IC pins. This 3-data + 1-clock configuration is fixed and matches the DS90C124 or DS90CF5624 transmitter family.
What is the function of the PWR DWN pin on DS90CR216AMTD?
The PWR DWN pin on DS90CR216AMTD is an active-low LVCMOS input that places the device into ultra-low-power mode when asserted. In this state, all RxOUT outputs drive low and supply current drops to <55 μA maximum. The pin requires no external pull-up; it may be tied directly to GND for permanent enable or controlled by a processor GPIO. Recovery time from power-down is 1 μs.
Is DS90CR216AMTD compatible with standard LVDS signaling?
Yes, DS90CR216AMTD is fully compliant with the TIA/EIA-644 LVDS standard. It accepts standard LVDS differential input voltages (±100 mV threshold, 350 mV min swing), supports 100-Ω termination, and interoperates with industry-standard LVDS transmitters including TI's DS90C124, DS90CF5624, and compatible third-party sources. Its LVDS receiver inputs meet ESD ratings of ±7 kV HBM.
DS90CR216AMTD Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 48-TFSOP (0.240", 6.10mm Width)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Applications:
- -
- Interface:
- -
- Voltage - Supply:
- 3V ~ 3.6V
- Supplier Device Package:
- 48-TSSOP
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
DS90CR216AMTD FAQ
1.How can I place an order for DS90CR216AMTD through Aetrix?
Please submit a Request for Quotation (RFQ) for DS90CR216AMTD on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for DS90CR216AMTD reliable?
The price and inventory of DS90CR216AMTD are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for DS90CR216AMTD is usually 5 days.
3.What payment methods are accepted for DS90CR216AMTD?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for DS90CR216AMTD transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for DS90CR216AMTD?
DS90CR216AMTD orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your DS90CR216AMTD order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for DS90CR216AMTD?
For technical support, including DS90CR216AMTD datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your DS90CR216AMTD requirements.
6.How does Aetrix verify that DS90CR216AMTD is sourced from the original manufacturer or authorized distributors?
All DS90CR216AMTD products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that DS90CR216AMTD meets industry standards.
7.What is the process for return or replacement of DS90CR216AMTD?
All DS90CR216AMTD units undergo pre-shipment inspection (PSI). If there is an issue with DS90CR216AMTD, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The DS90CR216AMTD part is unused and in its original packaging.
Return procedure for DS90CR216AMTD:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
DS90CR216AMTD Tags

-
NVT4857UKAZ
NXP Semiconductors
-
TCA8418RTWR
Texas Instruments
-
PCA9546APWR
Texas Instruments

-
MD0100N8-G
Microchip Technology

-
PCA9548APW,118
NXP Semiconductors

-
PCA9540BDP,118
NXP Semiconductors

-
PCA9548APWR
Texas Instruments

-
PCA9546APW,118
NXP Semiconductors

-
PTN3360DBS,518
NXP Semiconductors

-
PCA9546ABS,118
NXP Semiconductors

-
PCA9518PWR
Texas Instruments

-
PCA9545APW,118
NXP Semiconductors
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

