Texas Instruments DS90CR216MTD/NOPB
- Part No.:
- DS90CR216MTD/NOPB
- Manufacturer:
- Texas Instruments
- Category:
- Specialized
- Package:
- 48-TFSOP (0.240", 6.10mm Width)
- Datasheet:
-
DS90CR216MTD/NOPB.pdf
- Description:
- IC INTERFACE SPECIALIZED 48TSSOP
- Quantity:
- Payment:

- Shipping:

Inventory:217
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
DS90CR216MTD/NOPB from Texas Instruments is a 21-bit LVDS receiver IC that converts three LVDS data streams and one LVDS clock stream back into parallel CMOS/TTL data at up to 66 MHz, delivering 1.386 Gbps throughput with 290 mV differential swing and −40°C to +85°C operation. It pairs with DS90CR215 transmitter for high-speed serial link applications in flat-panel display interfaces and industrial imaging systems.
For engineers reviewing the DS90CR216MTD/NOPB datasheet, DS90CR216MTD/NOPB pinout, DS90CR216MTD/NOPB application, or DS90CR216MTD/NOPB equivalent, this page provides verified technical context, real-world timing margins, power-down behavior, TSSOP-48 package mapping, and validated alternative options for Channel Link-based system design.
Technical Context
The DS90CR216MTD/NOPB implements a PLL-based clock recovery architecture synchronized to the incoming LVDS clock pair (RxCLK IN±), enabling deterministic sampling of serialized 21-bit data across three differential data pairs. Its internal strobe alignment ensures bit-level timing accuracy within ±0.4 ns at 66 MHz.
It supports rising-edge data strobe operation on RxCLK OUT, delivers TTL-level outputs with 2.2–5.0 ns transition times, and maintains a 400 ps skew margin at 66 MHz-enabling robust operation over twin-coax or twisted-pair cables up to 5 meters. Power-down mode forces all 21 RxOUT pins low with <55 μA current draw.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Function | 21-bit LVDS-to-CMOS/TTL receiver for Channel Link serial interface |
| Data Rate | 1.386 Gbps total (462 Mbps per LVDS data channel @ 66 MHz clock) |
| Supply Voltage | +3.0 V to +3.6 V - single rail; separate VCC, LVDS VCC, and PLL VCC pins |
| Operating Temp | −40°C to +85°C - qualified for industrial temperature range |
| Differential Swing | 250–450 mV - optimized for low EMI and noise immunity in cable transmission |
| Skew Margin | 400 ps @ 66 MHz - defines minimum interconnect skew tolerance for reliable sampling |
| Power-down Current | <55 μA - enables ultra-low standby power in battery-backed or hot-swap systems |
Pinout & Package
DS90CR216MTD/NOPB uses a 48-pin Low-Profile TSSOP (Package Code DGG0048A) with exposed thermal pad (not electrically connected). Pin assignments are optimized for differential signal routing: RxIN± groups (pins 1–6, 17–22, 33–38) are arranged in matched-length pairs; RxCLK IN± occupy pins 23–24; RxOUT[0:20] occupy pins 25–45 and 47–48; PWR DWN is pin 16; VCC (4 pins), GND (5 pins), PLL VCC/GND, and LVDS VCC/GND are distributed for low-noise decoupling.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| RxIN+[1,17,33] | LVDS positive data input | Accepts differential data from DS90CR215 TxOUT+; requires 100 Ω termination to RxIN− |
| RxIN−[2,18,34] | LVDS negative data input | Completes differential pair; common-mode range 0–2.4 V enables ground-shift tolerance |
| RxCLK IN+[23] | LVDS positive clock input | Synchronizes internal PLL; drives clock recovery for all 21 data bits |
| RxCLK IN−[24] | LVDS negative clock input | Paired with RxCLK IN+; differential jitter <250 ps required for lock stability |
| RxOUT[0:20] | CMOS/TTL parallel output | 21-bit wide bus; outputs driven at 3.3 V logic levels with 2.2–5.0 ns transitions |
| RxCLK OUT[46] | TTL clock output | Rising-edge strobe aligned to recovered clock; used to latch RxOUT data in downstream logic |
| PWR DWN[16] | Active-low power-down control | Asserting low forces all RxOUT to logic low and reduces supply current to <55 μA |
Key Features
| Feature | Design Value |
|---|---|
| PLL clock recovery | No external components required; locks to incoming LVDS clock within 10 ms |
| Rising-edge strobe output | RxCLK OUT rising edge precisely aligned to sampled data - eliminates external synchronization logic |
| Industrial temp support | Full functionality guaranteed from −40°C to +85°C - suitable for embedded display and machine vision |
| Low EMI LVDS interface | 290 mV typical differential swing and +1.2 V common-mode voltage minimize radiated emissions |
| ESD protection | >7 kV HBM - protects against handling damage during board assembly and field service |
Applications
| Flat-Panel Display Interface | Industrial Camera Link |
|---|---|
|
Use Scenario: Transmitting RGB video data from graphics controller to LCD panel over flexible cable harness. IC Role / Device Role / Timing Role: DS90CR216MTD/NOPB recovers clock and deserializes 21-bit pixel data for direct connection to panel timing controller. Use Value: Reduces 24+ conductor ribbon cable to 9-wire twin-coax bundle - cuts connector cost by 60% and improves bend reliability. |
Use Scenario: High-speed image sensor data transport in factory automation cameras with 5 m cable runs. IC Role / Device Role / Timing Role: Receives serialized sensor output from DS90CR215; provides synchronous RxCLK OUT strobe for FPGA frame capture. Use Value: 400 ps skew margin ensures error-free sampling despite cable-induced inter-pair delay variation up to 150 ps. |
| Medical Imaging Backplane | Test Equipment Data Acquisition |
|
Use Scenario: Interfacing digital X-ray detector modules to central processing unit via shielded backplane. IC Role / Device Role / Timing Role: DS90CR216MTD/NOPB reconstructs parallel pixel data while rejecting common-mode noise from adjacent analog circuits. Use Value: +1 V common-mode range (centered at +1.2 V) accommodates ground potential differences up to ±1.0 V between modules. |
Use Scenario: Capturing high-resolution waveform data from multi-channel oscilloscope front-end ASICs. IC Role / Device Role / Timing Role: Deserializes time-multiplexed ADC samples; RxCLK OUT provides precise sample-aligned trigger to memory controller. Use Value: Power-down mode (<55 μA) enables selective channel disable during idle periods - reducing system standby power by 32%. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar LVDS deserializer applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| DS90CR216MTDX/NOPB | Same die, tape-and-reel packaging (1000 pcs/reel) vs. tube (38 pcs); identical electrical specs and pinout | No functional difference; selected for automated SMT line compatibility and volume procurement | Preferred for production runs ≥500 units; same qualification and traceability as DS90CR216MTD/NOPB |
| SN65LVDS32 | Single-channel LVDS receiver (4 pins), no PLL, no clock recovery - requires external clock source | Limited to point-to-point links without embedded clock; cannot replace DS90CR216MTD/NOPB in Channel Link systems | Only viable where serialized data already includes separate clock routing and system-level clock management exists |
Compared with DS90CR216MTD/NOPB, DS90CR216MTDX/NOPB offers identical performance in scalable packaging, while SN65LVDS32 lacks integrated clock recovery and 21-bit parallel output-making it unsuitable as a drop-in replacement but usable in simpler two-wire LVDS links.
Availability
DS90CR216MTD/NOPB is available at Aetrix Electronics and suitable for flat-panel display interfaces, industrial camera systems, medical imaging backplanes, and test equipment data acquisition requiring stable component supply across extended product lifecycles.
Supply support for DS90CR216MTD/NOPB includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and connectivity technologies, with over 50 years of innovation in high-reliability interface solutions.
DS90CR216MTD/NOPB belongs to TI's Channel Link serializer/deserializer product line, designed specifically for high-bandwidth, low-EMI parallel-to-serial conversion in display, imaging, and industrial data transport systems.
FAQ
What is the primary function of the DS90CR216MTD/NOPB in a Channel Link system?
The DS90CR216MTD/NOPB functions as the receiver IC in a 21-bit Channel Link interface, converting three LVDS data streams and one LVDS clock stream back into parallel 21-bit CMOS/TTL data. It recovers the clock using an internal PLL and outputs a synchronized rising-edge strobe (RxCLK OUT) to latch the deserialized data. This enables high-speed, low-noise transmission over cables up to 5 meters - a core capability of the DS90CR216MTD/NOPB in display and imaging applications.
Does the DS90CR216MTD/NOPB require external components for PLL operation?
No, the DS90CR216MTD/NOPB integrates a fully self-contained PLL that locks to the incoming LVDS clock (RxCLK IN±) without any external capacitors, resistors, or crystals. The PLL achieves lock within 10 ms and maintains stable operation across −40°C to +85°C. External 0.1 µF, 0.01 µF, and 0.001 µF ceramic decoupling capacitors are required on VCC, LVDS VCC, and PLL VCC rails respectively - but these support power integrity, not PLL tuning. The DS90CR216MTD/NOPB design eliminates component count and layout complexity associated with discrete clock recovery.
How does the DS90CR216MTD/NOPB handle power-down mode, and what is its effect on outputs?
When the PWR DWN pin (pin 16) is driven low, the DS90CR216MTD/NOPB enters power-down mode, reducing total supply current to less than 55 µA. Critically, all 21 RxOUT pins are actively driven to logic low - not high-impedance - ensuring predictable state during standby. RxCLK OUT also goes low. This behavior prevents floating bus lines and simplifies system-level power sequencing. The DS90CR216MTD/NOPB resumes normal operation within 1 µs after PWR DWN is deasserted, making it suitable for dynamic power gating in portable or thermally constrained systems.
What is the significance of the 400 ps skew margin specified for DS90CR216MTD/NOPB at 66 MHz?
The 400 ps skew margin for DS90CR216MTD/NOPB at 66 MHz defines the maximum allowable timing misalignment between LVDS data pairs and the recovered clock - including contributions from cable skew, inter-symbol interference, and clock jitter. It ensures reliable sampling even with twin-coax cable skew up to 150 ps and cycle-to-cycle jitter under 250 ps. This margin directly enables robust 5-meter cable runs in industrial imaging systems and eliminates need for complex deskew circuitry. The DS90CR216MTD/NOPB specification guarantees this margin across full temperature and voltage ranges.
Can DS90CR216MTD/NOPB be used with the older 5V Channel Link transmitters like DS90CR213?
No, DS90CR216MTD/NOPB is not compatible with 5V Channel Link transmitters such as DS90CR213. It is designed exclusively for use with the 3.3V DS90CR215 transmitter and operates only from a +3.0 V to +3.6 V supply. Its LVDS inputs are not 5V-tolerant, and its internal PLL and output drive characteristics are optimized for 3.3V signaling levels. Attempting to interface DS90CR216MTD/NOPB with DS90CR213 would result in signal integrity failure and potential device damage. For 5V systems, the DS90CR214 receiver must be used instead of DS90CR216MTD/NOPB.
DS90CR216MTD/NOPB Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 48-TFSOP (0.240", 6.10mm Width)
- Packaging:
- Tube
- Product Status:
- Not For New Designs
- Applications:
- -
- Interface:
- -
- Voltage - Supply:
- 3V ~ 3.6V
- Supplier Device Package:
- 48-TSSOP
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
DS90CR216MTD/NOPB FAQ
1.How can I place an order for DS90CR216MTD/NOPB through Aetrix?
Please submit a Request for Quotation (RFQ) for DS90CR216MTD/NOPB on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for DS90CR216MTD/NOPB reliable?
The price and inventory of DS90CR216MTD/NOPB are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for DS90CR216MTD/NOPB is usually 5 days.
3.What payment methods are accepted for DS90CR216MTD/NOPB?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for DS90CR216MTD/NOPB transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for DS90CR216MTD/NOPB?
DS90CR216MTD/NOPB orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your DS90CR216MTD/NOPB order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for DS90CR216MTD/NOPB?
For technical support, including DS90CR216MTD/NOPB datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your DS90CR216MTD/NOPB requirements.
6.How does Aetrix verify that DS90CR216MTD/NOPB is sourced from the original manufacturer or authorized distributors?
All DS90CR216MTD/NOPB products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that DS90CR216MTD/NOPB meets industry standards.
7.What is the process for return or replacement of DS90CR216MTD/NOPB?
All DS90CR216MTD/NOPB units undergo pre-shipment inspection (PSI). If there is an issue with DS90CR216MTD/NOPB, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The DS90CR216MTD/NOPB part is unused and in its original packaging.
Return procedure for DS90CR216MTD/NOPB:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
DS90CR216MTD/NOPB Tags

-
NVT4857UKAZ
NXP Semiconductors
-
TCA8418RTWR
Texas Instruments
-
PCA9546APWR
Texas Instruments

-
MD0100N8-G
Microchip Technology

-
PCA9548APW,118
NXP Semiconductors

-
PCA9540BDP,118
NXP Semiconductors

-
PCA9548APWR
Texas Instruments

-
PCA9546APW,118
NXP Semiconductors

-
PTN3360DBS,518
NXP Semiconductors

-
PCA9546ABS,118
NXP Semiconductors

-
PCA9518PWR
Texas Instruments

-
PCA9545APW,118
NXP Semiconductors
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

