Texas Instruments DS90CR216MTDX/NOPB
- Part No.:
- DS90CR216MTDX/NOPB
- Manufacturer:
- Texas Instruments
- Category:
- Specialized
- Package:
- 48-TFSOP (0.240", 6.10mm Width)
- Datasheet:
-
DS90CR216MTDX/NOPB.pdf
- Description:
- IC INTERFACE SPECIALIZED 48TSSOP
- Quantity:
- Payment:

- Shipping:

Inventory:1,935
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
DS90CR216MTDX/NOPB from Texas Instruments is a 21-bit LVDS receiver IC for Channel Link serial interface systems, converting three LVDS data streams and one LVDS clock stream back into 21-bit CMOS/TTL parallel data. It operates at up to 66 MHz transmit clock frequency, delivers 1.386 Gbps aggregate throughput, supports +3.3V single-supply operation, and features rising-edge data strobe timing with 400 ps skew margin at 66 MHz - used in high-resolution flat-panel display interconnects and industrial camera interfaces.
For engineers reviewing the DS90CR216MTDX/NOPB datasheet, DS90CR216MTDX/NOPB pinout, DS90CR216MTDX/NOPB application, or DS90CR216MTDX/NOPB equivalent, this page provides verified technical context, real-world timing margins, TSSOP-48 package mapping, confirmed power-down behavior, and validated alternative receivers for display and imaging subsystems.
Technical Context
The DS90CR216MTDX/NOPB implements a PLL-based clock recovery architecture that locks to the embedded LVDS clock (TxCLK OUT±) and reconstructs synchronized RxCLK OUT with rising-edge strobe alignment. It accepts three differential LVDS data pairs (RxIN±) and one differential LVDS clock pair (RxCLK IN±), supporting 21-bit parallel TTL/CMOS output (RxOUT) with programmable power-down mode.
Its receiver input stage complies with TIA/EIA-644 LVDS standard, featuring 100 mV differential threshold, ±1.0 V common-mode range centered at +1.2 V, and 290 mV typical differential output swing on the transmitter side (DS90CR215). At 66 MHz, it maintains 400 ps skew margin (RSKM) to accommodate cable skew, inter-symbol interference, and ≤250 ps cycle-to-cycle jitter.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Supply Voltage | 3.0–3.6 V - Enables direct integration into +3.3V logic domains without level-shifting. |
| Data Throughput | 1.386 Gbps - Achieved at 66 MHz clock with 21-bit parallelization across three LVDS lanes. |
| Skew Margin (RSKM) | 400 ps @ 66 MHz - Defines usable data sampling window after accounting for cable skew and jitter. |
| Power Consumption | 78–105 mA worst-case supply current - Supports low-power display timing control in portable systems. |
| Operating Temperature | −40°C to +85°C - Qualified for industrial and automotive display module environments. |
| ESD Rating | >7 kV HBM - Ensures robustness during board assembly and handling in manufacturing. |
| LVDS Input Threshold | ±100 mV differential - Provides noise immunity against EMI in high-density cable harnesses. |
Pinout & Package
DS90CR216MTDX/NOPB uses a 48-pin Low-Profile Thin Shrink Small Outline Package (TSSOP), package code DGG0048A, with exposed thermal pad not electrically connected. Pin assignments follow TI's standardized Channel Link receiver layout, optimized for differential signal routing and ground isolation.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| RxIN+ / RxIN− (×3) | LVDS differential data inputs | Accept serialized 21-bit data across three matched-pair channels; require 100Ω termination at receiver end. |
| RxCLK IN+ / RxCLK IN− | LVDS differential clock input | Receives embedded clock from DS90CR215; drives internal PLL for jitter-tolerant clock recovery. |
| RxOUT[0:20] | CMOS/TTL parallel data outputs | 21-bit synchronous outputs aligned to rising edge of RxCLK OUT; drive standard 3.3V logic loads. |
| RxCLK OUT | TTL-level recovered clock output | Rising-edge strobe synchronized to deserialized data; used as timing reference for downstream logic. |
| PWR DWN | Active-low power-down control | Asserting low forces all RxOUT pins to logic low and reduces supply current to <55 μA. |
| VCC, LVDS VCC, PLL VCC | Separate supply domains | Isolate noise-sensitive PLL and LVDS I/O from core logic rails; each requires local 0.1 μF decoupling. |
| GND, LVDS GND, PLL GND | Dedicated ground returns | Prevent coupling between digital, analog, and high-speed signaling paths; must be star-connected. |
Key Features
| Feature | Design Value |
|---|---|
| PLL-based clock recovery | No external components required; achieves lock in ≤10 ms and tolerates ≥400 ps interconnect skew. |
| Rising-edge data strobe | RxCLK OUT rising edge precisely aligns with deserialized data valid window per Channel Link protocol. |
| Low-EMI LVDS interface | 290 mV differential swing and +1.2 V common-mode voltage minimize radiated emissions in display cables. |
| Backward compatibility | Interoperable with DS90CR213/214 5V Channel Link transceivers via level-shifting and supply adaptation. |
| Power-down mode | Reduces total current to <55 μA while holding RxOUT low - enables dynamic link gating in battery-powered displays. |
Applications
| Industrial Camera Interface | Medical Imaging Display Link |
|---|---|
|
Use Scenario: High-speed image sensor data transmission over flexible ribbon cable between camera head and processing board. IC Role / Device Role / Timing Role: DS90CR216MTDX/NOPB recovers clock and deserializes 21-bit pixel data from DS90CR215 transmitter at 66 MHz. Use Value: Enables 173 MB/s bandwidth over 9-conductor cable instead of 44-wire parallel bus - reducing flex circuit thickness and connector cost by 80%. |
Use Scenario: Real-time video feed from ultrasound or MRI acquisition unit to high-resolution diagnostic monitor. IC Role / Device Role / Timing Role: DS90CR216MTDX/NOPB acts as LVDS-to-TTL bridge, delivering jitter-cleaned pixel data with 400 ps skew margin for artifact-free rendering. Use Value: Maintains sub-nanosecond timing alignment across all 21 bits, preventing pixel misalignment or color banding in grayscale medical images. |
| Automotive Digital Dashboard | Avionics Head-Up Display (HUD) |
|
Use Scenario: Transmitting graphics controller output to TFT-LCD cluster display through vibration-prone vehicle harness. IC Role / Device Role / Timing Role: DS90CR216MTDX/NOPB receives serialized display data and regenerates synchronized clock for timing-critical GPU interface. Use Value: −40°C to +85°C rating and >7 kV ESD protection ensure reliability in under-hood temperature cycling and ESD-prone service environments. |
Use Scenario: Feeding HUD projection engine with high-fidelity symbology data across shielded twin-coax cable in cockpit wiring bundle. IC Role / Device Role / Timing Role: DS90CR216MTDX/NOPB recovers embedded clock and deserializes 21-bit graphics data with minimal added jitter (<250 ps). Use Value: Twin-coax compatibility and 100Ω differential termination support long-reach, low-skew links critical for HUD latency and image stability. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar LVDS deserializer applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| DS90CR216MTD/NOPB | Same die, tube packaging (38 pcs); identical electrical specs and pinout. | No difference - suitable for low-volume prototyping or manual assembly. | Select when small-batch evaluation or hand-soldering is required; same performance and footprint. |
| SN65LVDS32 | Single-channel LVDS receiver (4-bit), no PLL, no embedded clock recovery; requires external clock. | Limited to point-to-point links without clock embedding; cannot replace DS90CR216MTDX/NOPB in Channel Link systems. | Choose only for non-Channel Link designs where clock and data are routed separately and skew management is handled externally. |
Compared with DS90CR216MTDX/NOPB, DS90CR216MTD/NOPB offers identical functionality in tube packaging for flexibility in procurement and assembly, while SN65LVDS32 serves fundamentally different architectures lacking clock embedding and multi-lane deserialization - making it unsuitable as a drop-in replacement but viable for simpler LVDS point-to-point links.
Availability
DS90CR216MTDX/NOPB is available at Aetrix Electronics and suitable for industrial camera interfaces, medical imaging displays, automotive digital dashboards, and avionics HUD systems requiring stable component supply across extended product lifecycles.
Supply support for DS90CR216MTDX/NOPB includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and connectivity technologies, with decades of expertise in high-speed interface solutions.
The DS90CR216MTDX/NOPB belongs to TI's Channel Link serializer/deserializer product line, designed specifically to replace wide parallel buses in display, imaging, and real-time video systems with compact, low-EMI LVDS links.
FAQ
What is the primary function of the DS90CR216MTDX/NOPB in a Channel Link system?
The DS90CR216MTDX/NOPB is a 21-bit LVDS deserializer that recovers an embedded clock from a DS90CR215 transmitter and converts three LVDS data streams back into parallel CMOS/TTL data. Its core function is to enable high-bandwidth, low-skew, low-EMI interconnects for display and imaging applications - directly replacing bulky parallel buses with compact differential cabling. DS90CR216MTDX/NOPB ensures timing integrity via PLL-based clock recovery and rising-edge strobe alignment.
Does the DS90CR216MTDX/NOPB require external components for PLL operation?
No, the DS90CR216MTDX/NOPB integrates a fully self-contained PLL that requires no external capacitors, resistors, or crystals. The PLL locks to the incoming LVDS clock (RxCLK IN±) and generates a clean, jitter-reduced RxCLK OUT for synchronizing deserialized data. This eliminates bill-of-materials overhead and layout complexity - a key design advantage confirmed in TI's SNLS129D datasheet. DS90CR216MTDX/NOPB achieves lock in ≤10 ms with no external tuning needed.
How does the DS90CR216MTDX/NOPB handle power-down mode, and what is its effect on outputs?
When the PWR DWN pin is asserted low, DS90CR216MTDX/NOPB enters power-down mode, reducing total supply current to less than 55 μA. Critically, all 21 RxOUT pins are actively driven low - unlike legacy 5V receivers that hold previous states. This behavior prevents floating bus conditions and simplifies system-level power sequencing. DS90CR216MTDX/NOPB resumes normal operation within 1 μs after PWR DWN is deasserted, with full clock lock re-established in ≤10 ms.
What is the maximum supported cable skew for reliable operation of the DS90CR216MTDX/NOPB at 66 MHz?
At 66 MHz, DS90CR216MTDX/NOPB guarantees a 400 ps receiver skew margin (RSKM), which defines the total allowable timing uncertainty budget - including inter-pair cable skew, inter-symbol interference, and cycle-to-cycle clock jitter (≤250 ps). This means the physical layer must limit differential-pair skew to ≤150 ps to maintain sufficient sampling margin. DS90CR216MTDX/NOPB achieves this using TIA/EIA-644-compliant inputs and precise internal strobe positioning, as verified in Figure 22 of the official datasheet.
Is the DS90CR216MTDX/NOPB pin-compatible with earlier 5V Channel Link receivers like the DS90CR214?
No, DS90CR216MTDX/NOPB is not pin-compatible with DS90CR214. While functionally backward compatible (i.e., interoperable with DS90CR213 transmitter when level-shifted), DS90CR216MTDX/NOPB uses a dedicated 48-pin TSSOP package with separate VCC, LVDS VCC, and PLL VCC supplies - unlike the 40-pin SOIC package and shared supply architecture of DS90CR214. Direct PCB replacement is not possible; redesign is required for voltage domain separation and ground partitioning per DS90CR216MTDX/NOPB's layout guidelines.
DS90CR216MTDX/NOPB Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 48-TFSOP (0.240", 6.10mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Not For New Designs
- Applications:
- -
- Interface:
- -
- Voltage - Supply:
- 3V ~ 3.6V
- Supplier Device Package:
- 48-TSSOP
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
DS90CR216MTDX/NOPB FAQ
1.How can I place an order for DS90CR216MTDX/NOPB through Aetrix?
Please submit a Request for Quotation (RFQ) for DS90CR216MTDX/NOPB on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for DS90CR216MTDX/NOPB reliable?
The price and inventory of DS90CR216MTDX/NOPB are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for DS90CR216MTDX/NOPB is usually 5 days.
3.What payment methods are accepted for DS90CR216MTDX/NOPB?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for DS90CR216MTDX/NOPB transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for DS90CR216MTDX/NOPB?
DS90CR216MTDX/NOPB orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your DS90CR216MTDX/NOPB order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for DS90CR216MTDX/NOPB?
For technical support, including DS90CR216MTDX/NOPB datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your DS90CR216MTDX/NOPB requirements.
6.How does Aetrix verify that DS90CR216MTDX/NOPB is sourced from the original manufacturer or authorized distributors?
All DS90CR216MTDX/NOPB products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that DS90CR216MTDX/NOPB meets industry standards.
7.What is the process for return or replacement of DS90CR216MTDX/NOPB?
All DS90CR216MTDX/NOPB units undergo pre-shipment inspection (PSI). If there is an issue with DS90CR216MTDX/NOPB, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The DS90CR216MTDX/NOPB part is unused and in its original packaging.
Return procedure for DS90CR216MTDX/NOPB:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
DS90CR216MTDX/NOPB Tags

-
NVT4857UKAZ
NXP Semiconductors
-
TCA8418RTWR
Texas Instruments
-
PCA9546APWR
Texas Instruments

-
MD0100N8-G
Microchip Technology

-
PCA9548APW,118
NXP Semiconductors

-
PCA9540BDP,118
NXP Semiconductors

-
PCA9548APWR
Texas Instruments

-
PCA9546APW,118
NXP Semiconductors

-
PTN3360DBS,518
NXP Semiconductors

-
PCA9546ABS,118
NXP Semiconductors

-
PCA9518PWR
Texas Instruments

-
PCA9545APW,118
NXP Semiconductors
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

