My Inquiry
My Account
Texas Instruments DS90LV001TMX/NOPB
- Part No.:
- DS90LV001TMX/NOPB
- Manufacturer:
- Texas Instruments
- Category:
- Signal Buffers, Repeaters, Splitters
- Package:
- 8-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
DS90LV001TMX/NOPB.pdf
- Description:
- IC REDRIVER LVDS 1CH 8SOIC
- Quantity:
- Payment:
- Shipping:
Inventory:3,184
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
DS90LV001TMX/NOPB from Texas Instruments is an 8-pin SOIC LVDS buffer IC that converts LVDS or LVPECL differential inputs to LVDS outputs at up to 800 Mbps, featuring 1.4 ns typical propagation delay, <±100 mV receiver input threshold, and TRI-STATE output control via EN pin - deployed in backplane stub-hiding and cable repeater applications.
For engineers reviewing the DS90LV001TMX/NOPB datasheet, DS90LV001TMX/NOPB pinout, DS90LV001TMX/NOPB application, or DS90LV001TMX/NOPB equivalent, key selection criteria include differential jitter (100 ps pk-pk at 800 Mbps), LVPECL-compatible input range, industrial temperature support (−40°C to +85°C), and SOIC package compatibility with legacy board layouts.
Technical Context
The DS90LV001TMX/NOPB implements a fully differential LVDS receiver followed by an LVDS driver stage, enabling signal regeneration without level translation. Its receiver accepts both LVDS and LVPECL signals due to wide common-mode input range (0.05 V to 3.25 V) and low-threshold differential detection (<±100 mV).
TRI-STATE functionality is controlled by an LVCMOS/LVTTL-compatible EN pin, allowing dynamic output disable with 3 ns–25 ns disable/enable timing. The device operates from a single 3.3 V supply (3.0–3.6 V), drawing 47–70 mA active current and 22–35 mA in TRI-STATE mode.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Supply Voltage | 3.0–3.6 V - compatible with standard 3.3 V rail; no external regulation required. |
| Data Rate | Up to 800 Mbps - supports high-speed serial links in backplane and interconnect systems. |
| Propagation Delay | 1.0–2.0 ns (typ 1.4 ns) - enables precise timing alignment in multi-channel LVDS distribution. |
| Differential Jitter | 100–135 ps pk-pk at 800 Mbps - meets stringent eye-diagram integrity requirements for NRZ signaling. |
| Input Threshold | <±100 mV - ensures robust switching margin against noise on LVDS and LVPECL sources. |
| Operating Temp | −40°C to +85°C - qualified for industrial-grade embedded and communications equipment. |
| Output Drive | 250–450 mV differential voltage into 100 Ω - compliant with ANSI/TIA/EIA-644-A LVDS standard. |
Pinout & Package
DS90LV001TMX/NOPB uses an 8-pin SOIC package (Package Drawing D, 1.75 mm max height), pin-compatible with industry-standard SOIC-8 footprints and reflow profiles (MSL Level-1, unlimited floor life).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| GND | Ground reference | Primary return path for receiver and driver stages; must connect to low-impedance system ground plane. |
| IN− | Inverting LVDS input | Accepts differential LVDS or LVPECL signals; paired with IN+ for full-swing differential reception. |
| IN+ | Non-inverting LVDS input | Completes differential input pair; enables fail-safe biasing when externally pulled to VCC/GND. |
| NC | No-connect | Unbonded die pad; must remain unconnected on PCB to avoid parasitic coupling or ESD risk. |
| VCC | Power supply | +3.3 V ±0.3 V supply; requires local 0.01–0.1 µF RF + 2.2–10 µF tantalum bypass per TI layout guidelines. |
| OUT+ | Non-inverting LVDS output | Drives 100 Ω terminated transmission line; differential swing matches ANSI/TIA/EIA-644-A spec. |
| OUT− | Inverting LVDS output | Complementary output to OUT+; maintains tight skew (<200 ps pulse skew) for signal integrity. |
| EN | Enable control input | LVCMOS/LVTTL logic-level pin; LOW disables outputs into high-impedance TRI-STATE (±1 µA leakage). |
Key Features
| Feature | Design Value |
|---|---|
| LVPECL-to-LVDS translation | Receiver accepts LVPECL inputs without external level-shifting components, reducing BOM count and layout complexity. |
| Stub-hiding capability | Enables placement of LVDS receiver close to main backplane trace, minimizing stub-induced reflections and timing degradation. |
| Low-jitter regeneration | 100 ps pk-pk deterministic jitter at 800 Mbps preserves eye opening in long-reach or multi-drop LVDS links. |
| TRI-STATE output control | EN pin allows dynamic bus sharing or power-gating in multi-driver systems without signal contention. |
| Industrial temperature operation | Validated across −40°C to +85°C, supporting deployment in base stations, industrial controllers, and test equipment. |
Applications
| Backplane Signal Distribution | Cable Repeater Systems |
|---|---|
|
Use Scenario: High-speed data routing across multi-slot chassis where backplane traces branch to individual cards. IC Role / Device Role / Timing Role: LVDS buffer placed at backplane connector to absorb stub reflections and regenerate clean differential signals. Use Value: Reduces effective stub length, enabling stable 800 Mbps operation without signal integrity loss or timing closure issues. |
Use Scenario: Extending LVDS link distance beyond 10 m using coaxial or twisted-pair cabling between modules. IC Role / Device Role / Timing Role: Signal regenerator that restores amplitude, timing, and jitter margin after channel attenuation and distortion. Use Value: Maintains >200 mV differential output swing and sub-135 ps jitter, extending usable cable reach while preserving eye compliance. |
| LVPECL-to-LVDS Interface | Multi-Channel Clock/Data Fanout |
|
Use Scenario: Interfacing legacy LVPECL clock generators or serializers with modern LVDS-receiving FPGAs or ADCs. IC Role / Device Role / Timing Role: Level-translating buffer with matched propagation delay and low skew between channels. Use Value: Eliminates need for discrete resistor networks or active translators, simplifying layout and improving channel-to-channel matching. |
Use Scenario: Distributing synchronized clock or data streams to multiple downstream receivers on a single PCB. IC Role / Device Role / Timing Role: Low-skew fanout buffer with 20 ps pulse skew and 60 ps part-to-part skew for timing-critical paths. Use Value: Ensures deterministic phase alignment across outputs, critical for parallel ADC sampling or multi-lane serializer timing. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar LVDS buffer applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| DS90LV004TMD/NOPB | Quad-channel LVDS buffer (vs. single-channel DS90LV001TMX/NOPB); identical SOIC-8 package but different pinout and internal architecture. | Used where four independent LVDS buffers are needed on same board area; not drop-in replaceable due to pin mapping mismatch. | Select when consolidating multiple DS90LV001TMX/NOPB units onto one IC to reduce component count and layout space. |
| SN65LVDS049D | Single-channel LVDS buffer with 1.7 ns max propagation delay and 150 ps pk-pk jitter at 800 Mbps; SOIC-8 package, same EN control and 3.3 V supply. | Higher jitter tolerance acceptable; optimized for cost-sensitive industrial interfaces rather than ultra-low-jitter backplanes. | Choose when jitter budget allows margin above 135 ps and lower unit cost is prioritized over sub-100 ps performance. |
Compared with DS90LV001TMX/NOPB, DS90LV004TMD/NOPB offers integration density at the expense of pin compatibility, while SN65LVDS049D trades 35 ps more jitter for broader availability and lower procurement cost - both require schematic and layout revision for substitution.
Availability
DS90LV001TMX/NOPB is available at Aetrix Electronics and suitable for backplane signal distribution, cable repeater systems, LVPECL-to-LVDS interface, and multi-channel clock/data fanout requiring stable component supply, full traceability, and long-term industrial lifecycle support.
Supply support for DS90LV001TMX/NOPB includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and high-performance signal chain solutions, with decades of expertise in interface and timing products.
The DS90LV001TMX/NOPB belongs to TI's LVDS interface portfolio, designed specifically for high-speed signal integrity preservation in backplane, telecom, and industrial interconnect applications.
FAQ
What is the maximum data rate supported by DS90LV001TMX/NOPB?
The DS90LV001TMX/NOPB supports data rates up to 800 Mbps under specified operating conditions. This rating is validated with PRBS = 2²³−1 pattern at 800 Mbps, delivering 100–135 ps peak-to-peak deterministic jitter and maintaining ANSI/TIA/EIA-644-A LVDS compliance. Performance remains stable across the full industrial temperature range (−40°C to +85°C).
Does DS90LV001TMX/NOPB accept LVPECL inputs directly?
Yes, DS90LV001TMX/NOPB accepts LVPECL signals directly at its IN+ and IN− pins due to its wide common-mode input voltage range (0.05 V to 3.25 V) and low differential input threshold (<±100 mV). No external level-shifting circuitry is required, making DS90LV001TMX/NOPB suitable for mixed-signaling environments such as FPGA-to-ASIC interconnects.
What is the function of the EN pin on DS90LV001TMX/NOPB?
The EN pin on DS90LV001TMX/NOPB controls TRI-STATE output enable/disable. When EN is driven LOW (≤0.8 V), the LVDS outputs (OUT+ and OUT−) enter high-impedance state with ≤±10 µA leakage current. When EN is HIGH (≥2.0 V), the buffer operates normally. The pin accepts LVCMOS/LVTTL logic levels and draws minimal input current (±1 µA typical).
Is DS90LV001TMX/NOPB pin-compatible with other SOIC-8 LVDS buffers?
No, DS90LV001TMX/NOPB has a unique pin assignment (GND–IN−–IN+–NC–VCC–OUT+–OUT−–EN) not shared with generic SOIC-8 LVDS drivers or receivers. Substitution with alternatives like SN65LVDS049D requires schematic and layout revision due to differing pin functions - especially NC vs. VCC/EN placement and output polarity mapping.
What package type does DS90LV001TMX/NOPB use, and what are its handling requirements?
DS90LV001TMX/NOPB uses an 8-pin SOIC package (Package Drawing D) with MSL Level-1 rating, meaning it has unlimited floor life and requires no bake-out before assembly. It supports standard reflow profiles up to 260°C peak temperature and is supplied in tape-and-reel format (2500 units/reel). Board layout must follow TI's recommended land pattern and thermal relief guidelines for optimal solder joint reliability.
DS90LV001TMX/NOPB Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 8-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Type:
- Buffer, ReDriver
- Applications:
- LVDS
- Input:
- CML, LVDS, LVPECL
- Output:
- LVDS
- Data Rate (Max):
- 800Mbps
- Number of Channels:
- 1
- Delay Time:
- 1.4ns
- Signal Conditioning:
- -
- Capacitance - Input:
- -
- Voltage - Supply:
- 3V ~ 3.6V
- Current - Supply:
- 47mA
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-SOIC
DS90LV001TMX/NOPB FAQ
1.How can I place an order for DS90LV001TMX/NOPB through Aetrix?
Please submit a Request for Quotation (RFQ) for DS90LV001TMX/NOPB on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for DS90LV001TMX/NOPB reliable?
The price and inventory of DS90LV001TMX/NOPB are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for DS90LV001TMX/NOPB is usually 5 days.
3.What payment methods are accepted for DS90LV001TMX/NOPB?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for DS90LV001TMX/NOPB transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for DS90LV001TMX/NOPB?
DS90LV001TMX/NOPB orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your DS90LV001TMX/NOPB order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for DS90LV001TMX/NOPB?
For technical support, including DS90LV001TMX/NOPB datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your DS90LV001TMX/NOPB requirements.
6.How does Aetrix verify that DS90LV001TMX/NOPB is sourced from the original manufacturer or authorized distributors?
All DS90LV001TMX/NOPB products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that DS90LV001TMX/NOPB meets industry standards.
7.What is the process for return or replacement of DS90LV001TMX/NOPB?
All DS90LV001TMX/NOPB units undergo pre-shipment inspection (PSI). If there is an issue with DS90LV001TMX/NOPB, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The DS90LV001TMX/NOPB part is unused and in its original packaging.
Return procedure for DS90LV001TMX/NOPB:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
DS90LV001TMX/NOPB Tags
-
PCA9509GM,125
NXP Semiconductors
-
PCA9617ADPJ
NXP Semiconductors
-
TCA9509DGKR
Texas Instruments
-
PCA9617ATPZ
NXP Semiconductors
-
PCA9517ADP,118
NXP Semiconductors
-
PCA9515ADP,118
NXP Semiconductors
-
PCA9515AD,118
NXP Semiconductors
-
PCA9517DP,118
NXP Semiconductors
-
TUSB211ARWBR
Texas Instruments
-
PCA9517AD,118
NXP Semiconductors
-
PCA9517ATP,147
NXP Semiconductors
-
P82B96PWR
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
