Texas Instruments DS90LV028ATMX/NOPB
- Part No.:
- DS90LV028ATMX/NOPB
- Manufacturer:
- Texas Instruments
- Category:
- Drivers, Receivers, Transceivers
- Package:
- 8-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
DS90LV028ATMX/NOPB.pdf
- Description:
- IC TRANSCEIVER 0/2 8SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:3,058
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
DS90LV028ATMX/NOPB from Texas Instruments (formerly National Semiconductor) is a dual 3.3V LVDS differential line receiver designed for high-speed point-to-point data links. It supports >400 Mbps data rates, delivers 2.5 ns max propagation delay and 50 ps typical differential skew, and operates across −40°C to +85°C. It translates low-voltage (350 mV typical) differential inputs into 3V CMOS logic outputs in industrial imaging and FPGA interconnect applications.
For engineers reviewing the DS90LV028ATMX/NOPB datasheet, DS90LV028ATMX/NOPB pinout, DS90LV028ATMX/NOPB application, or DS90LV028ATMX/NOPB equivalent, key selection criteria include fail-safe input behavior, flow-through SOIC-8 pinout, 3.3V supply compatibility, and ANSI/TIA/EIA-644 compliance for robust noise immunity in high-density PCB layouts.
Technical Context
The DS90LV028ATMX/NOPB implements a dual-channel LVDS receiver with independent input comparators and CMOS output drivers. Each channel features internal fail-safe biasing that forces HIGH output under open, shorted, or 100Ω-terminated input conditions, and supports ±1V common-mode range centered at +1.2V.
It uses a flow-through pinout (RIN+, RIN−, GND, VCC, ROUT, ROUT) to minimize trace crossing and signal integrity degradation. Propagation delay variation is tightly controlled: ≤2.5 ns max, ≤0.1 ns typical channel-to-channel skew, and ≤50 ps differential pulse skew - enabling precise timing alignment in parallel data buses.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Supply Voltage | +3.0 V to +3.6 V - compatible with standard 3.3V rail; no level-shifting required |
| Max Data Rate | 400 Mbps - supports 200 MHz clocked interfaces such as Camera Link pixel streams |
| Differential Input Threshold | ±100 mV - enables reliable detection of low-amplitude LVDS signals even with noise margin |
| Propagation Delay | 1.0–2.5 ns - ensures sub-nanosecond timing predictability for synchronous bus designs |
| Fail-Safe Output State | HIGH for open/shorted/100Ω-terminated inputs - prevents undefined logic states during cable disconnect or driver power-down |
| Power Dissipation | 18 mW static @ 3.3V - enables dense placement without thermal derating in space-constrained modules |
| ESD Rating | ≥7 kV HBM - provides robust handling margin during board assembly and field service |
Pinout & Package
DS90LV028ATMX/NOPB is supplied in an 8-pin SOIC package (JEDEC MO-08A, 150-mil width), optimized for manual soldering and automated reflow. The flow-through layout minimizes PCB routing complexity and crosstalk.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1, 4 | RIN− | Inverting LVDS input - accepts differential pair with 350 mV typical swing; referenced to RIN+ |
| 2, 3 | RIN+ | Non-inverting LVDS input - forms differential pair with RIN−; common-mode range: 0 V to +2.4 V |
| 5 | GND | Analog/digital ground reference - must be connected to low-impedance system ground plane |
| 8 | VCC | +3.3V supply pin - requires local 0.1 µF + 0.01 µF ceramic decoupling per TI AN-1187 guidelines |
| 6, 7 | ROUT | CMOS output - drives 3V logic loads with VOH ≥2.7 V @ −0.4 mA, VOL ≤0.5 V @ 2 mA |
Key Features
| Feature | Design Value |
|---|---|
| Flow-through pinout | Enables straight PCB trace routing between connector and FPGA/CPLD, reducing stub length and impedance discontinuities |
| Fail-safe input circuitry | Guarantees HIGH output for all invalid input conditions - eliminates need for external pull-ups in hot-plug or cable-disconnect scenarios |
| Low-power operation | 9 mA typical ICC at 3.3 V - allows integration into power-sensitive portable or battery-backed systems without thermal throttling |
| ANSI/TIA/EIA-644 compliance | Ensures interoperability with industry-standard LVDS transmitters and receivers across vendors and generations |
| Industrial temperature range | −40°C to +85°C operation - validated for use in factory automation controllers and outdoor video surveillance enclosures |
Applications
| Machine Vision Interface | FPGA-to-FPGA Interconnect |
|---|---|
Use Scenario: High-speed pixel data transmission from CMOS image sensor to frame grabber over flexible ribbon cable. IC Role / Device Role / Timing Role: LVDS line receiver converting differential sensor output to single-ended 3V CMOS logic for FPGA capture. Use Value: 400 Mbps capability supports 12-bit 60 fps imaging; fail-safe behavior prevents spurious triggers during cable flex or ESD events. |
Use Scenario: Synchronous data transfer between two Xilinx Artix-7 FPGAs on adjacent PCBs via backplane traces. IC Role / Device Role / Timing Role: Signal integrity-preserving receiver maintaining <0.1 ns channel skew across dual-lane parallel bus. Use Value: Flow-through SOIC-8 layout simplifies layer stack routing; 2.5 ns max propagation delay enables tight setup/hold timing closure. |
| Industrial Camera Link | Medical Imaging Backplane |
Use Scenario: Receiving serialized camera control and image data in a ruggedized Camera Link Base configuration. IC Role / Device Role / Timing Role: Dual-channel LVDS receiver decoding parallel pixel and sync signals from CL transmitter ICs. Use Value: 100 mV differential threshold ensures reliable detection despite cable-induced attenuation; ±1V common-mode range accommodates ground offset. |
Use Scenario: Transmitting real-time ultrasound echo data from acquisition module to processing unit over 100 mm PCB traces. IC Role / Device Role / Timing Role: Low-noise, low-skew receiver preserving signal fidelity in safety-critical diagnostic equipment. Use Value: 7 kV HBM ESD rating meets IEC 61000-4-2 Level 4 requirements; 18 mW static power reduces thermal load near sensitive analog front-end. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar LVDS receiver applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SN65LVDS048A | Quad-channel, 3.3V LVDS receiver; 2.7 ns max propagation delay; no integrated fail-safe | Requires external bias resistors for open-input condition; better suited for multi-channel consolidation | Select when board space is constrained and four channels are needed; verify external fail-safe design. |
| MAX9107 | Single-channel, 3.3V LVDS receiver; 2.2 ns max propagation delay; supports 3.0–3.6 V supply | Smaller footprint but doubles component count for dual-channel needs; lacks fail-safe guarantee | Choose for cost-sensitive single-link applications where external biasing is acceptable. |
Compared with DS90LV028ATMX/NOPB, SN65LVDS048A offers higher channel density but adds design complexity for fail-safe behavior, while MAX9107 reduces footprint at the expense of doubling part count and requiring external bias network validation.
Availability
DS90LV028ATMX/NOPB is available at Aetrix Electronics and suitable for machine vision interface, FPGA interconnect, and industrial Camera Link applications requiring stable component supply, long-term lifecycle support, and RoHS-compliant sourcing.
Supply support for DS90LV028ATMX/NOPB includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments acquired National Semiconductor in 2011 and maintains its high-performance analog and interface product lines. TI is a global semiconductor leader focused on power management, signal chain, and embedded processing solutions.
The DS90LV028ATMX/NOPB belongs to TI's legacy LVDS interface portfolio, originally developed for high-speed digital interconnect in industrial, medical, and imaging systems where noise immunity and timing precision are critical.
FAQ
What is the operating voltage range for DS90LV028ATMX/NOPB?
The DS90LV028ATMX/NOPB operates from +3.0 V to +3.6 V, with typical performance specified at +3.3 V. Its absolute maximum supply voltage is +4.0 V, and it draws only 9 mA typical supply current at 3.3 V. This narrow 3.3V-centric range ensures compatibility with modern FPGA I/O banks and avoids level-shifter overhead in mixed-voltage systems.
Does DS90LV028ATMX/NOPB support fail-safe operation with open inputs?
Yes, DS90LV028ATMX/NOPB guarantees a HIGH output state when either input channel is left open, shorted, or terminated with 100 Ω. This is achieved via internal high-value pull-up/pull-down resistors - no external components are required. This behavior is explicitly verified across the full −40°C to +85°C temperature range and is critical for hot-plug and cable-disconnect resilience.
What package type is used for DS90LV028ATMX/NOPB?
DS90LV028ATMX/NOPB uses an 8-pin SOIC package (JEDEC MO-08A, 150-mil width), designated as "TMS" in TI's ordering nomenclature. It is not the LLP variant (DS90LV028ATLD); the "TMX/NOPB" suffix confirms the green, lead-free SOIC-8 package with standard gull-wing leads suitable for both reflow and wave soldering.
How does DS90LV028ATMX/NOPB handle common-mode voltage variations?
DS90LV028ATMX/NOPB accepts a common-mode input range of 0 V to +2.4 V, centered nominally at +1.2 V, with full functionality maintained across −40°C to +85°C. Its differential threshold remains stable at ±100 mV regardless of common-mode shift, enabling reliable operation despite ground potential differences up to 1 V between transmitter and receiver.
Is DS90LV028ATMX/NOPB compliant with industry LVDS standards?
Yes, DS90LV028ATMX/NOPB conforms fully to ANSI/TIA/EIA-644 LVDS standard. It interoperates with all compliant LVDS drivers including TI's DS90LV011A and Maxim's MAX9110, supporting 350 mV typical differential input swing, 100 Ω termination, and 1.2 V common-mode bias - ensuring plug-and-play compatibility in multi-vendor systems.
DS90LV028ATMX/NOPB Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 8-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Type:
- Receiver
- Protocol:
- LVDS
- Number of Drivers/Receivers:
- 0/2
- Duplex:
- -
- Receiver Hysteresis:
- -
- Data Rate:
- 400Mbps
- Voltage - Supply:
- 3V ~ 3.6V
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-SOIC
DS90LV028ATMX/NOPB FAQ
1.How can I place an order for DS90LV028ATMX/NOPB through Aetrix?
Please submit a Request for Quotation (RFQ) for DS90LV028ATMX/NOPB on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for DS90LV028ATMX/NOPB reliable?
The price and inventory of DS90LV028ATMX/NOPB are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for DS90LV028ATMX/NOPB is usually 5 days.
3.What payment methods are accepted for DS90LV028ATMX/NOPB?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for DS90LV028ATMX/NOPB transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for DS90LV028ATMX/NOPB?
DS90LV028ATMX/NOPB orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your DS90LV028ATMX/NOPB order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for DS90LV028ATMX/NOPB?
For technical support, including DS90LV028ATMX/NOPB datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your DS90LV028ATMX/NOPB requirements.
6.How does Aetrix verify that DS90LV028ATMX/NOPB is sourced from the original manufacturer or authorized distributors?
All DS90LV028ATMX/NOPB products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that DS90LV028ATMX/NOPB meets industry standards.
7.What is the process for return or replacement of DS90LV028ATMX/NOPB?
All DS90LV028ATMX/NOPB units undergo pre-shipment inspection (PSI). If there is an issue with DS90LV028ATMX/NOPB, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The DS90LV028ATMX/NOPB part is unused and in its original packaging.
Return procedure for DS90LV028ATMX/NOPB:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
DS90LV028ATMX/NOPB Tags

-
ATA6561-GAQW-N
Microchip Technology

-
ATA6561-GBQW-N
Microchip Technology
-
AM26LS32ACDR
Texas Instruments

-
SP485CN-L/TR
MaxLinear, Inc.

-
SP485EN-L/TR
MaxLinear, Inc.

-
SP485EEN-L/TR
MaxLinear, Inc.

-
SP485ECN-L/TR
MaxLinear, Inc.

-
THVD1400DR
Texas Instruments
-
AM26C31IDR
Texas Instruments

-
TLIN1021ADRQ1
Texas Instruments
-
MAX232IDR
Texas Instruments
-
AM26C32IDR
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
