My Inquiry
My Account
Texas Instruments DS90UB904QSQE/NOPB
- Part No.:
- DS90UB904QSQE/NOPB
- Manufacturer:
- Texas Instruments
- Category:
- Serializers, Deserializers
- Package:
- 48-WFQFN Exposed Pad
- Datasheet:
-
DS90UB904QSQE/NOPB.pdf
- Description:
- IC SER/DESER 10-43MHZ 18B 48WQFN
- Quantity:
- Payment:
- Shipping:
Inventory:3,200
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
DS90UB904QSQE/NOPB from Texas Instruments is an automotive-grade FPD-Link III deserializer that converts high-speed serial video data (10–43 MHz PCLK) over a single differential pair into 21-bit parallel LVCMOS output (RGB666 + HS/VS/DE), with integrated bidirectional I²C-compatible control channel and programmable receive equalization for up to 10-meter shielded twisted-pair cable. It operates from a single 1.8V supply and supports 1.8V/3.3V I/O interfaces.
For engineers reviewing the DS90UB904QSQE/NOPB datasheet, DS90UB904QSQE/NOPB pinout, DS90UB904QSQE/NOPB application, or DS90UB904QSQE/NOPB equivalent, this page delivers verified technical context, exact pin functions, real-world automotive display use cases, and validated alternative parts - all grounded in TI's SNLS332E datasheet and official package documentation.
Technical Context
The DS90UB904QSQE/NOPB implements a CDR-based deserialization architecture with embedded clock recovery, supporting asymmetrical full-duplex communication: high-speed forward video stream (210–903 Mbps) and low-latency bidirectional control channel (I²C). Its receiver includes programmable equalization to compensate for interconnect loss, enabling robust operation over long cables.
It integrates a PLL with lock detection (LOCK pin), on-chip termination (80–120 Ω), spread-spectrum clocking (SSCG), and built-in BIST with PASS output for link integrity validation. The device uses DC-balanced encoding to support AC-coupled interconnects and meets AEC-Q100 Grade 2 (−40°C to +105°C) and ISO 10605 / IEC 61000-4-2 ESD standards.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| PCLK Range | 10 MHz to 43 MHz - defines supported video timing resolution and frame rate for RGB666 displays. |
| Data Throughput | 210 Mbps to 903 Mbps - enables transmission of 18-bit color + sync signals over single differential pair. |
| Parallel Output Width | 21-bit (R[5:0], G[5:0], B[5:0], HS, VS, DE) - matches standard LCD timing controller interface requirements. |
| Supply Voltage | 1.8V core (±5%), 1.8V/3.3V I/O - allows flexible system-level power domain integration. |
| Operating Temperature | −40°C to +105°C - qualified for automotive cabin and infotainment module environments. |
| ESD Rating | ≥±25 kV air discharge (IEC 61000-4-2) on CML pins - ensures robustness in noisy vehicle harnesses. |
| Equalization | Programmable receive equalization - compensates for frequency-dependent loss in >5 m STP cables. |
Pinout & Package
DS90UB904QSQE/NOPB is housed in a 48-pin WQFN package (RHS0048A), 7.0 mm × 7.0 mm × 0.8 mm, with exposed thermal pad (DAP) requiring ≥16 vias to ground plane.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| ROUT[20:0] | LVCMOS parallel output bus | Delivers deserialized RGB666 + HS/VS/DE signals; supports 1.8V/3.3V logic levels via VDDIO1/2/3. |
| PCLK | LVCMOS pixel clock output | Synchronized to recovered video timing; edge polarity configurable via RRFB register. |
| RIN+, RIN− | CML differential serial input | Receives FPD-Link III forward channel; requires AC coupling (100 nF) and internal 80–120 Ω termination. |
| SCL, SDA | I²C-compatible bidirectional control bus | Open-drain interface for remote configuration; requires external pull-ups to VDDIO. |
| LOCK | PLL lock status indicator | Active-high signal confirms stable clock recovery; used for system readiness assertion. |
| BISTEN | Built-in self-test enable input | Activates link integrity test mode; PASS pin reports error-free transmission status. |
| GPI[3:0] | General-purpose inputs | Supports external control signaling (e.g., touch panel interrupt, backlight enable). |
| PDB | Power-down control | Active-low input disables PLL and reduces current to <1 µA; resets register values on exit. |
Key Features
| Feature | Design Value |
|---|---|
| Single-differential-pair interconnect | Eliminates skew between parallel data/clock paths, reducing PCB layer count and connector size vs. parallel LVDS. |
| Embedded clock with DC-balanced coding | Enables AC-coupled cabling without DC bias drift; supports long-reach shielded twisted-pair runs. |
| Programmable receive equalization | Compensates for up to 10 dB loss at 430 MHz, extending usable cable length to 10 meters. |
| Integrated BIST with PASS output | Validates end-to-end link integrity during startup or diagnostics without external test equipment. |
| AEC-Q100 Grade 2 qualification | Guarantees reliability across automotive temperature range and vibration profiles per ISO 16750. |
Applications
| Central Information Display | Navigation Display |
|---|---|
Use Scenario: High-resolution TFT-LCD cluster display in instrument panel, driven by SoC graphics engine. IC Role / Device Role / Timing Role: Deserializes video from host over compact cable harness; provides synchronized PCLK and RGB666+DE/HS/VS to timing controller. Use Value: Enables slim dashboard design with minimal EMI emissions and no clock/data skew compensation required. |
Use Scenario: In-dash navigation unit with 7-inch WVGA display, operating in extended temperature environment. IC Role / Device Role / Timing Role: Receives serialized video and I²C commands (e.g., brightness, contrast) over same differential pair. Use Value: Reduces wiring weight and cost while maintaining 43 MHz pixel clock fidelity and link reliability. |
| Rear Seat Entertainment | Touch Screen Display |
Use Scenario: Dual 10.1-inch displays powered from central head unit, mounted in rear headrests. IC Role / Device Role / Timing Role: Deserializes video and forwards touch controller I²C traffic bidirectionally over single STP cable. Use Value: Eliminates separate control wiring; supports 10-meter cable run with programmable equalization. |
Use Scenario: Integrated capacitive touch display in center console with shared video/control interface. IC Role / Device Role / Timing Role: Delivers RGB666 video and routes touch IC I²C responses back to host via same FPD-Link III channel. Use Value: Simplifies mechanical integration and improves EMC performance versus discrete video + I²C routing. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar FPD-Link III deserializer applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| DS90UB928QSQE/NOPB | Higher bandwidth (up to 85 MHz PCLK), 24-bit output, integrated HDCP 2.2 support. | Targets HD/Full HD displays with content protection; not pin-compatible with DS90UB904QSQE/NOPB. | Select when upgrading to higher-resolution displays or requiring secure video path. |
| MAX9271GTJ+T | GMSL2-compliant, supports longer reach (15 m), different control protocol (GMSL), 3.3V-only I/O. | Used in ADAS camera links and multi-display daisy chains; requires protocol translation layer. | Choose for systems already standardized on GMSL2 or needing >10 m cable distance. |
Compared with DS90UB904QSQE/NOPB, DS90UB928QSQE/NOPB offers higher resolution support but increases BOM cost and layout complexity, while MAX9271GTJ+T enables longer cable runs but mandates ecosystem alignment with GMSL2 infrastructure.
Availability
DS90UB904QSQE/NOPB is available at Aetrix Electronics and suitable for automotive display systems, infotainment modules, and digital cockpit designs requiring stable component supply, AEC-Q100 compliance, and long-cable FPD-Link III interoperability.
Supply support for DS90UB904QSQE/NOPB includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and connectivity solutions for automotive, industrial, and communications markets.
The DS90UB904QSQE/NOPB belongs to TI's FPD-Link III serializer/deserializer product line, engineered specifically for high-reliability, low-EMI video transport in automotive display applications - from instrument clusters to rear-seat entertainment.
FAQ
What is the maximum cable length supported by DS90UB904QSQE/NOPB?
The DS90UB904QSQE/NOPB supports up to 10 meters of shielded twisted-pair (STP) cable using its programmable receive equalization. This capability is validated at 43 MHz PCLK with worst-case jitter and bit-error-rate performance per TI's SNLS332E datasheet. Performance beyond 10 meters depends on cable quality, shielding, and noise environment - DS90UB904QSQE/NOPB does not guarantee operation at longer lengths without additional signal conditioning.
Does DS90UB904QSQE/NOPB require an external reference clock?
No, DS90UB904QSQE/NOPB does not require an external reference clock. It recovers timing directly from the incoming FPD-Link III serial stream using its integrated CDR (Clock and Data Recovery) circuit. The LOCK pin indicates successful PLL lock to the embedded clock, and the PCLK output is derived entirely from recovered timing - eliminating need for board-level crystal or oscillator.
Can DS90UB904QSQE/NOPB operate with 3.3V I/O voltage?
Yes, DS90UB904QSQE/NOPB supports 3.3V LVCMOS I/O on its ROUT[20:0], PCLK, GPI, and control pins via dedicated VDDIO1/2/3 supplies. These pins tolerate 3.0V–3.6V, with VIH ≥2.0V and VOL ≤0.4V at IOL = +4 mA. Core logic remains at 1.8V, so dual-supply decoupling is required - DS90UB904QSQE/NOPB maintains full functionality across both 1.8V and 3.3V interface configurations.
How is bidirectional control implemented on DS90UB904QSQE/NOPB?
DS90UB904QSQE/NOPB implements bidirectional control using an I²C-compatible open-drain bus (SCL/SDA) overlaid on the same differential pair as the forward video channel. The deserializer acts as I²C slave by default (MODE = H), accepting commands from the host serializer. Control data is time-division multiplexed with video, enabling simultaneous video streaming and register reads/writes without extra wires - DS90UB904QSQE/NOPB handles protocol arbitration internally.
Is DS90UB904QSQE/NOPB pin-compatible with other TI FPD-Link III deserializers?
No, DS90UB904QSQE/NOPB is not pin-compatible with other TI FPD-Link III deserializers such as DS90UB928QSQE/NOPB or DS90UB954QSQE/NOPB. It uses a unique 48-pin WQFN (RHS0048A) footprint with specific pin assignments for ROUT[20:0], GPI, LOCK, BISTEN, and CMLOUT test ports. Migration requires PCB redesign - DS90UB904QSQE/NOPB's pinout is optimized for its 21-bit output width and integrated diagnostics features.
DS90UB904QSQE/NOPB Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 48-WFQFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Function:
- Deserializer
- Data Rate:
- 900Mbps
- Input Type:
- FPD-Link III, LVDS
- Output Type:
- LVCMOS
- Number of Inputs:
- 1
- Number of Outputs:
- 21
- Voltage - Supply:
- 1.71V ~ 1.89V, 3V ~ 3.6V
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- Automotive
- Qualification:
- AEC-Q100
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 48-WQFN (7x7)
DS90UB904QSQE/NOPB FAQ
1.How can I place an order for DS90UB904QSQE/NOPB through Aetrix?
Please submit a Request for Quotation (RFQ) for DS90UB904QSQE/NOPB on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for DS90UB904QSQE/NOPB reliable?
The price and inventory of DS90UB904QSQE/NOPB are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for DS90UB904QSQE/NOPB is usually 5 days.
3.What payment methods are accepted for DS90UB904QSQE/NOPB?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for DS90UB904QSQE/NOPB transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for DS90UB904QSQE/NOPB?
DS90UB904QSQE/NOPB orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your DS90UB904QSQE/NOPB order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for DS90UB904QSQE/NOPB?
For technical support, including DS90UB904QSQE/NOPB datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your DS90UB904QSQE/NOPB requirements.
6.How does Aetrix verify that DS90UB904QSQE/NOPB is sourced from the original manufacturer or authorized distributors?
All DS90UB904QSQE/NOPB products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that DS90UB904QSQE/NOPB meets industry standards.
7.What is the process for return or replacement of DS90UB904QSQE/NOPB?
All DS90UB904QSQE/NOPB units undergo pre-shipment inspection (PSI). If there is an issue with DS90UB904QSQE/NOPB, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The DS90UB904QSQE/NOPB part is unused and in its original packaging.
Return procedure for DS90UB904QSQE/NOPB:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
DS90UB904QSQE/NOPB Tags
-
SN65HVS880PWPR
Texas Instruments
-
SN65HVS882PWPR
Texas Instruments
-
FIN3386MTDX
onsemi
-
FIN3385MTDX
onsemi
-
SN65LV1023ARHBR
Texas Instruments
-
SN65LV1023ADBR
Texas Instruments
-
SN65LV1224BDBR
Texas Instruments
-
SN65LVDS93ADGGR
Texas Instruments
-
SN65LVDS93DGGR
Texas Instruments
-
TDES954RGZT
Texas Instruments
-
SN65LV1224BRHBT
Texas Instruments
-
DS90UB914QSQE/NOPB
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
