My Inquiry
My Account
Texas Instruments DS90UB936TRGZTQ1
- Part No.:
- DS90UB936TRGZTQ1
- Manufacturer:
- Texas Instruments
- Category:
- Serializers, Deserializers
- Package:
- 48-VFQFN Exposed Pad
- Datasheet:
-
DS90UB936TRGZTQ1.pdf
- Description:
- 12-BIT 100MHFPD-LINK III DESERIA
- Quantity:
- Payment:
- Shipping:
Inventory:731
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
DS90UB936TRGZTQ1 from Texas Instruments is an AEC-Q100 Grade 2 automotive dual-channel FPD-Link III deserializer hub with MIPI CSI-2 outputs, supporting up to 2.528 Gbps per channel over coaxial or STP cables, featuring adaptive equalization, 2×2 output replication, and ECC/CRC for ADAS camera data aggregation.
For engineers reviewing the DS90UB936TRGZTQ1 datasheet, DS90UB936TRGZTQ1 pinout, DS90UB936TRGZTQ1 application, or DS90UB936TRGZTQ1 equivalent, key selection criteria include CSI-2 lane scalability (400–1600 Mbps/lane), dual-Rx port latency, AEC-Q100 temperature range (–40°C to +105°C), and compatibility with DS90UB935-Q1/DS90UB953-Q1 serializers in Power-over-Coax systems.
Technical Context
The DS90UB936TRGZTQ1 implements two independent FPD-Link III receivers with adaptive equalization for loss compensation across 50-Ω coax or 100-Ω STP cables, each feeding a configurable MIPI D-PHY v1.2 transmitter compliant with CSI-2 v1.3. It supports four virtual channels, programmable data types, and dual-clock-lane replication mode for parallel video stream delivery.
Its bidirectional control channel (BCC) carries I²C, GPIO, and diagnostic signals at up to 10 Mbps non-synchronous rate, while integrated line fault detection, lock monitoring (LOCK pin), and pass/fail reporting (PASS pin) enable real-time link health assessment in safety-critical automotive vision systems.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Max CSI-2 throughput | 2.528 Gbps per channel - enables full HD/60fps or dual HD/30fps imaging streams to SoC |
| CSI-2 data rate per lane | 400 / 800 / 1500 / 1600 Mbps - selectable via register to match sensor output and SoC receiver capability |
| Operating temperature | –40°C to +105°C ambient - meets AEC-Q100 Grade 2 for under-hood and cabin-mounted ADAS modules |
| I²C interface speed | Up to 1 Mbps Fast-mode Plus - supports high-speed configuration and diagnostics without external level shifters |
| ESD rating (HBM) | ±4.5 kV on general pins; ±8 kV on FPD-Link inputs - ensures robustness against cable-induced transients in vehicle harnesses |
| Power supply options | VDD_SEL pin selects internal 1.1-V LDO (VDD18 only) or external 1.1-V rail - simplifies power architecture in multi-rail camera ECUs |
| Latency | Ultra-low data/control path latency - critical for time-sensitive applications like driver monitoring and forward collision warning |
Pinout & Package
VQFN-48 package (7.0 mm × 7.0 mm), thermally enhanced with exposed DAP pad for PCB ground plane connection.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| RIN0+/RIN0−, RIN1+/RIN1− | Differential FPD-Link III receive inputs | Two independent high-speed serial links accepting 2.528 Gbps serialized video; support AC coupling and adaptive equalization |
| CSI_CLK0P/N, CSI_CLK1P/N | MIPI CSI-2 differential clock outputs | Dual clock lanes enable 2×2 replication mode; CLK0 for primary stream, CLK1 for replicated stream |
| CSI_D0P/N to CSI_D3P/N | MIPI CSI-2 differential data outputs | Four configurable data lanes per CSI-2 port; D2/D3 assigned to CLK1 in replication mode |
| PDB | Power-down control input | Active-high 3.3-V-tolerant enable signal; powers down device and tri-states CSI-2 outputs when low |
| LOCK, PASS | Status monitor outputs | LOCK = HIGH indicates stable FPD-Link III lock; PASS = HIGH confirms error-free forward channel transmission |
| I2C_SCL/I2C_SDA | Bidirectional control bus interface | Supports Fast-mode Plus (1 Mbps); 3.3-V tolerant with external pullups; carries BCC traffic including GPIO and register access |
| VDD_SEL, MODE, IDX | Configuration strap inputs | Set operating mode, I²C address, and power architecture (internal vs. external 1.1-V rail) at power-up |
Key Features
| Feature | Design Value |
|---|---|
| 2×2 Output replication mode | Generates two identical MIPI CSI-2 streams from one FPD-Link III input - enables simultaneous video logging and real-time processing |
| Adaptive receive equalization | Compensates for cable loss up to 15 dB without firmware tuning - maintains signal integrity across aging coax or long STP runs |
| Four virtual channels | Allows multiplexing of multiple sensors (e.g., RGB + IR) or metadata onto single CSI-2 port - reduces SoC interface complexity |
| ECC and CRC generation | End-to-end error detection on forward channel - ensures data integrity for ASIL-B functional safety compliance in ADAS |
| Flexible GPIO diagnostics | Eight programmable GPIOs (including INTB) support sensor sync, fault injection, and status reporting via BCC - eliminates need for discrete diagnostic ICs |
Applications
| Rear View Camera (RVC) | Surround View System (SVS) |
|---|---|
Use Scenario: Single DS90UB936TRGZTQ1 aggregates video from two rear-facing cameras into dual CSI-2 streams for display and object detection. IC Role / Device Role / Timing Role: Deserializer hub converting FPD-Link III serial data to MIPI CSI-2; provides sub-microsecond latency for real-time backup guidance. Use Value: Enables dual-camera RVC with synchronized timestamps and ECC-protected data - improves reliability over legacy analog solutions. | Use Scenario: Four camera feeds (front, rear, left, right) routed through two DS90UB936TRGZTQ1 devices, each handling two inputs and replicating outputs for display + ADAS processing. IC Role / Device Role / Timing Role: Dual-port deserializer with replication mode delivers identical streams to infotainment SoC and autonomous driving ECU simultaneously. Use Value: Eliminates duplicate sensor interfaces and reduces system-level latency - critical for 360° stitching and motion prediction. |
| Driver Monitoring System (DMS) | Forward Vision Camera (FC) |
Use Scenario: DS90UB936TRGZTQ1 receives high-frame-rate IR imagery from DMS camera over coax, delivering low-latency CSI-2 output to AI accelerator. IC Role / Device Role / Timing Role: Low-jitter deserializer with precise timing recovery ensures accurate eye-blink and gaze-tracking metrics. Use Value: Sub-10 µs end-to-end latency preserves temporal fidelity required for ISO 26262-compliant DMS functional safety analysis. | Use Scenario: FC module uses DS90UB936TRGZTQ1 to deserialize 2.528 Gbps FPD-Link III stream from global-shutter imager into dual-lane CSI-2 for CNN-based object classification. IC Role / Device Role / Timing Role: High-bandwidth deserializer with ECC ensures pixel-perfect frame delivery despite EMI in front-end harness routing. Use Value: Supports 12-bit RAW data transport at 60 fps with CRC validation - meets ASIL-B data integrity requirements for forward collision warning. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar FPD-Link III deserializer applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| DS90UB954TRGZTQ1 | Single-input (not dual), supports higher 4.16 Gbps FPD-Link III rate and C-PHY v1.2 output | Targeted for ultra-HD front camera with C-PHY SoC interface; lacks replication mode and second Rx port | Select when bandwidth >2.528 Gbps is required and dual-input aggregation is unnecessary |
| DS90UB964TRGZTQ1 | Quad-input deserializer hub with four independent FPD-Link III receivers and four CSI-2 ports | Designed for 8+ MP surround-view or LIDAR fusion systems; larger 64-pin VQFN and higher power consumption | Select for systems requiring >2 camera inputs without external multiplexing or cascading |
Compared with DS90UB936TRGZTQ1, DS90UB954TRGZTQ1 offers higher per-port bandwidth but no replication or dual-Rx capability, while DS90UB964TRGZTQ1 scales to four inputs at the cost of board area and thermal management complexity - DS90UB936TRGZTQ1 remains optimal for cost- and space-constrained dual-camera ADAS nodes.
Availability
DS90UB936TRGZTQ1 is available at Aetrix Electronics and suitable for automotive ADAS, industrial machine vision, and medical endoscopy systems requiring stable component supply, AEC-Q100 qualification, and long-term lifecycle support.
Supply support for DS90UB936TRGZTQ1 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and automotive electronics, with decades of automotive qualification expertise and broad portfolio of AEC-Q100-compliant interface solutions.
The DS90UB936TRGZTQ1 belongs to TI's FPD-Link III serializer/deserializer product line, designed specifically for high-reliability, low-latency video transport in automotive vision systems - enabling scalable camera architectures from entry-level RVC to full surround-view and DMS platforms.
FAQ
What is the maximum supported MIPI CSI-2 data rate per lane for DS90UB936TRGZTQ1?
The DS90UB936TRGZTQ1 supports configurable MIPI CSI-2 data rates of 400 Mbps, 800 Mbps, 1.5 Gbps, or 1.6 Gbps per lane - validated per MIPI D-PHY v1.2 specification. This allows flexible matching to downstream SoC receiver capabilities and sensor output formats, with 1.6 Gbps/lane enabling full 2.528 Gbps aggregate throughput in 2-lane mode. The DS90UB936TRGZTQ1 registers must be configured accordingly to select the desired lane rate.
Does DS90UB936TRGZTQ1 support Power-over-Coax (PoC) operation?
Yes, DS90UB936TRGZTQ1 is explicitly designed for Power-over-Coax applications. Its FPD-Link III receivers accept 50-Ω single-ended coaxial cable inputs, and its adaptive equalizer automatically compensates for cable loss without firmware intervention - including degradation over time. When paired with compatible PoC-enabled serializers like DS90UB935-Q1, DS90UB936TRGZTQ1 enables simplified cabling by delivering both power and high-speed video over a single coax conductor.
How does the 2×2 output replication mode work in DS90UB936TRGZTQ1?
In 2×2 replication mode, DS90UB936TRGZTQ1 duplicates a single FPD-Link III input stream into two independent MIPI CSI-2 outputs: one using CSI_CLK0P/N and CSI_D0P/N–CSI_D1P/N, and the second using CSI_CLK1P/N and CSI_D2P/N–CSI_D3P/N. This enables concurrent delivery of identical video data to separate processing domains - such as infotainment display and autonomous driving ECU - without external hardware duplication. Replication is enabled via register configuration and requires no additional clock or data routing.
Which serializers are compatible with DS90UB936TRGZTQ1?
DS90UB936TRGZTQ1 is documented as compatible with DS90UB935-Q1, DS90UB953-Q1, DS90UB933-Q1, and DS90UB913A-Q1 serializers. These devices share FPD-Link III protocol timing, control channel (BCC) structure, and electrical specifications - ensuring interoperability in multi-camera systems. Compatibility is confirmed in TI's official documentation and includes support for features like GPIO forwarding, line fault detection, and bidirectional I²C tunneling over the link.
What is the purpose of the PASS and LOCK pins on DS90UB936TRGZTQ1?
The LOCK pin outputs HIGH when the DS90UB936TRGZTQ1 receiver achieves and maintains bit-lock on the incoming FPD-Link III stream - serving as real-time link status indicator. The PASS pin outputs HIGH when the forward channel payload passes ECC/CRC validation, confirming error-free data transmission. Both pins can be configured to report logical AND status across both Rx ports, enabling system-level health monitoring without host processor polling. These signals are essential for ASIL-B diagnostic coverage in automotive ADAS applications.
DS90UB936TRGZTQ1 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 48-VFQFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Function:
- Deserializer
- Data Rate:
- 2.5Gbps
- Input Type:
- FPD-Link III
- Output Type:
- CSI-2, MIPI
- Number of Inputs:
- 2
- Number of Outputs:
- 12
- Voltage - Supply:
- 1.045V ~ 1.155V, 1.71V ~ 1.89V
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- Automotive
- Qualification:
- AEC-Q100
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 48-VQFN (7x7)
DS90UB936TRGZTQ1 FAQ
1.How can I place an order for DS90UB936TRGZTQ1 through Aetrix?
Please submit a Request for Quotation (RFQ) for DS90UB936TRGZTQ1 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for DS90UB936TRGZTQ1 reliable?
The price and inventory of DS90UB936TRGZTQ1 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for DS90UB936TRGZTQ1 is usually 5 days.
3.What payment methods are accepted for DS90UB936TRGZTQ1?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for DS90UB936TRGZTQ1 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for DS90UB936TRGZTQ1?
DS90UB936TRGZTQ1 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your DS90UB936TRGZTQ1 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for DS90UB936TRGZTQ1?
For technical support, including DS90UB936TRGZTQ1 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your DS90UB936TRGZTQ1 requirements.
6.How does Aetrix verify that DS90UB936TRGZTQ1 is sourced from the original manufacturer or authorized distributors?
All DS90UB936TRGZTQ1 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that DS90UB936TRGZTQ1 meets industry standards.
7.What is the process for return or replacement of DS90UB936TRGZTQ1?
All DS90UB936TRGZTQ1 units undergo pre-shipment inspection (PSI). If there is an issue with DS90UB936TRGZTQ1, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The DS90UB936TRGZTQ1 part is unused and in its original packaging.
Return procedure for DS90UB936TRGZTQ1:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
DS90UB936TRGZTQ1 Tags
-
SN65HVS880PWPR
Texas Instruments
-
SN65HVS882PWPR
Texas Instruments
-
FIN3386MTDX
onsemi
-
FIN3385MTDX
onsemi
-
SN65LV1023ARHBR
Texas Instruments
-
SN65LV1023ADBR
Texas Instruments
-
SN65LV1224BDBR
Texas Instruments
-
SN65LVDS93ADGGR
Texas Instruments
-
SN65LVDS93DGGR
Texas Instruments
-
TDES954RGZT
Texas Instruments
-
SN65LV1224BRHBT
Texas Instruments
-
DS90UB914QSQE/NOPB
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
