My Inquiry
My Account
Texas Instruments DS90UB941ASRTDTQ1
- Part No.:
- DS90UB941ASRTDTQ1
- Manufacturer:
- Texas Instruments
- Category:
- Serializers, Deserializers
- Package:
- 64-VFQFN Exposed Pad
- Datasheet:
-
DS90UB941ASRTDTQ1.pdf
- Description:
- INTERFACE IC MISC
- Quantity:
- Payment:
- Shipping:
Inventory:891
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
DS90UB941ASRTDTQ1 from Texas Instruments is an AEC-Q100 Grade 2 automotive dual MIPI DSI-to-FPD-Link III bridge serializer supporting up to 210 MHz pixel clock (2K/3K@30Hz, 1080p60), dual 4-lane DSI input (1.5 Gbps/lane), and dual FPD-Link III outputs for video splitting in infotainment head units and digital instrument clusters.
For engineers reviewing the DS90UB941ASRTDTQ1 datasheet, DS90UB941ASRTDTQ1 pinout, DS90UB941ASRTDTQ1 application, or DS90UB941ASRTDTQ1 equivalent, key selection criteria include symmetric/asymmetric video splitting capability, functional safety documentation support per ISO 26262, dual-link timing synchronization, and coaxial/STP cable interface compatibility with TI's DS90UB940N-Q1/DS90UB948-Q1 deserializers.
Technical Context
The DS90UB941ASRTDTQ1 implements a dual-input DSI receiver with ECC/CRC protection and virtual channel support, feeding two independent FPD-Link III serializers capable of synchronized or independent operation. Its architecture enables real-time video splitting-either symmetric (identical content to two displays) or asymmetric (different resolutions/regions)-without external FPGA processing.
It integrates dual loop filters (LFDSI, LFT), dual reference clock inputs (REFCLK0/REFCLK1), and configurable I²C/SPI control interfaces. Power management includes dedicated 1.1 V (VDD11) and 1.8 V (VDD18/VDDIO) domains, with thermal resistance RθJA = 24.2°C/W in its 9 mm × 9 mm VQFN package.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Pixel Clock Support | Up to 210 MHz - enables 2K (2880×1080@60Hz), 3K (2880×1620@30Hz), or 1080p60 with 24-bit color over dual-link FPD-Link III. |
| DSI Input Capacity | Dual ports, each with up to 4 data lanes at 1.5 Gbps/lane - supports high-bandwidth connection to SoC/FPGA with MIPI D-PHY compliance. |
| FPD-Link III Outputs | Two independent serial links - single-link supports ≤105 MHz pixel clock; dual-link supports ≤210 MHz with synchronized timing for split-display systems. |
| Operating Temperature | −40°C to +105°C ambient - qualified per AEC-Q100 Grade 2 for under-dash automotive infotainment deployment. |
| Power Consumption | 800 mW typical (dual-link, 210 MHz pixel clock) - optimized for thermally constrained head unit PCBs with RθJA = 24.2°C/W. |
| Functional Safety | ISO 26262-ready documentation provided - supports ASIL-B system-level safety analysis without requiring internal diagnostics on this component. |
| ESD Robustness | ±8 kV HBM on FPD-Link III pins, ±2.5 kV on other I/O - meets automotive ESD immunity requirements for cable-connected interfaces. |
Pinout & Package
DS90UB941ASRTDTQ1 is housed in a 64-pin VQFN package (9.00 mm × 9.00 mm) with exposed thermal pad (DAP) for enhanced heat dissipation in automotive environments.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| DSI0_D0P–DSI0_D3N, DSI0_CLKP/CLKN | MIPI DSI Port 0 differential inputs | Accepts up to 4-lane DSI video stream (1.5 Gbps/lane); unused lanes may be grounded or NC. |
| DSI1_D0P–DSI1_D3N, DSI1_CLKP/CLKN | MIPI DSI Port 1 differential inputs | Enables second independent DSI source for multi-processor or redundancy architectures. |
| DOUT0+, DOUT0−, DOUT1+, DOUT1− | FPD-Link III serial output pairs | Drive coaxial or STP cables to deserializers; AC-coupled per TI layout guidelines; support full-duplex I²C/audio backchannel. |
| REFCLK0, REFCLK1 | External reference clock inputs | Provide low-jitter timing references for independent dual-link operation in asymmetric splitter mode; internal 25 kΩ pulldown. |
| I2C_SDA, I2C_SCL | Open-drain I²C control interface | Configures registers, monitors status, and manages link training; requires 2.2–4.7 kΩ pullup to VDDIO. |
| PDB | Inverted power-down control | Active-high enable signal; must remain low until all supplies stabilize; internal 50 kΩ pulldown ensures safe default state. |
Key Features
| Feature | Design Value |
|---|---|
| Symmetric & asymmetric video splitting | Hardware-accelerated pixel-level routing enables dual-display output with identical or independently cropped/resized content-no external processor required. |
| Dual 4-lane MIPI DSI receiver | Supports concurrent ingestion from two video sources (e.g., ADAS camera + infotainment GPU), each with ECC/CRC error detection and virtual channel tagging. |
| FPD-Link III dual-output serialization | Delivers synchronized or independent high-speed video streams over cost-effective coaxial or STP cabling, reducing harness weight vs. parallel RGB interfaces. |
| AEC-Q100 Grade 2 qualification | Validated for −40°C to +105°C operation with full electrical characterization, ensuring reliability in automotive cabin and under-dash locations. |
| Functional safety documentation | TI provides failure modes, diagnostic coverage estimates, and safety manual to accelerate ISO 26262 ASIL-B system integration without component-level diagnostics. |
Applications
| IVI Head Unit Display Splitting | Digital Instrument Cluster + Rear Seat Display |
|---|---|
|
Use Scenario: Central infotainment SoC drives both front-panel touchscreen and rear-seat entertainment display simultaneously using a single DSI interface. IC Role / Device Role / Timing Role: DS90UB941ASRTDTQ1 receives DSI video, splits it asymmetrically (e.g., 1280×720 for rear screen, 1920×1080 for front), and transmits via dual FPD-Link III links. Use Value: Eliminates need for dual DSI ports on SoC and reduces PCB layer count by consolidating video routing into one serializer with hardware-based cropping. |
Use Scenario: Vehicle dashboard integrates driver-focused digital cluster and passenger-facing infotainment display with different resolution and refresh rate requirements. IC Role / Device Role / Timing Role: DS90UB941ASRTDTQ1 operates in symmetric splitter mode to replicate identical UI frames to both displays while maintaining precise inter-link timing alignment. Use Value: Ensures frame-synchronized rendering across physically separated displays, avoiding visual tearing or latency mismatch in safety-critical driver information. |
| Central Information Display Expansion | Multi-Source Video Aggregation |
|
Use Scenario: Next-generation central display supports dual video inputs (e.g., navigation GPU + backup camera) and routes them to separate zones of a single large LCD panel. IC Role / Device Role / Timing Role: DS90UB941ASRTDTQ1 accepts DSI streams from two independent processors and performs region-specific pixel mapping before serializing to FPD-Link III. Use Value: Enables true multi-source, multi-zone display architecture without external video switch or FPGA, lowering BOM and latency. |
Use Scenario: Automotive HMI module aggregates video from ADAS vision processor and media SoC, then distributes to multiple displays with independent brightness/color tuning. IC Role / Device Role / Timing Role: DS90UB941ASRTDTQ1 acts as DSI consolidation hub-ingesting two DSI inputs, applying per-port gamma/LUT correction, and serializing to dual FPD-Link III outputs. Use Value: Provides centralized video preprocessing and distribution, simplifying display subsystem design and enabling consistent color calibration across displays. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar DSI-to-FPD-Link III bridge applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| DS90UB949ASRTDTQ1 | Single DSI input (4-lane), dual FPD-Link III outputs - lacks second DSI port and asymmetric splitting logic. | Suitable only for single-source video splitting; cannot accept dual independent DSI streams. | Select DS90UB949ASRTDTQ1 when system uses one video source but requires dual-link output flexibility and lower pin count. |
| DS90UB953TRGCRQ1 | CSI-2 input (not DSI), dual FPD-Link III outputs - supports up to 4-lane MIPI CSI-2 at 1.5 Gbps/lane, no DSI protocol handling. | Designed for camera sensor interfacing, not display processor connectivity; incompatible with DSI-based GPUs. | Choose DS90UB953TRGCRQ1 only for camera-to-display pipelines where source is MIPI CSI-2, not DSI. |
Compared with DS90UB949ASRTDTQ1 and DS90UB953TRGCRQ1, the DS90UB941ASRTDTQ1 uniquely supports dual DSI inputs with hardware-assisted asymmetric splitting-critical for multi-processor infotainment systems-while maintaining full backward compatibility with TI's FPD-Link III deserializer ecosystem.
Availability
DS90UB941ASRTDTQ1 is available at Aetrix Electronics and suitable for automotive infotainment head units, digital instrument clusters, central information displays, and rear seat entertainment systems requiring stable component supply across extended product lifecycles.
Supply support for DS90UB941ASRTDTQ1 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor company specializing in analog, embedded processing, and automotive ICs, with decades of leadership in high-speed serial interface technology.
The DS90UB941ASRTDTQ1 belongs to TI's FPD-Link III automotive serializer family, engineered specifically for high-reliability video transport in next-generation automotive displays-emphasizing EMI resilience, functional safety readiness, and cable-cost optimization.
FAQ
What video resolutions does the DS90UB941ASRTDTQ1 support?
The DS90UB941ASRTDTQ1 supports up to 210 MHz pixel clock, enabling 2K (2880×1080@60Hz), 3K (2880×1620@30Hz), WUXGA (1920×1200), QXGA (2048×1536), and 1080p60 (1920×1080@60Hz) with 24-bit color depth. Backward-compatible mode supports WXGA and 720p over single-link FPD-Link III. All resolutions are validated per MIPI D-PHY v1.2 and FPD-Link III specifications.
Does DS90UB941ASRTDTQ1 require external clock sources?
Yes - DS90UB941ASRTDTQ1 requires external reference clocks on REFCLK0 and/or REFCLK1 pins when operating in Independent 2:2 or Asymmetric Splitter modes. Each pin accepts 25–210 MHz low-jitter clocks and features an internal 25 kΩ pulldown. In standard dual-link mode, the device can derive timing from the DSI clock, eliminating need for external references.
How does DS90UB941ASRTDTQ1 handle video splitting?
The DS90UB941ASRTDTQ1 performs hardware-based symmetric or asymmetric video splitting internally-no external processor or FPGA is needed. Symmetric mode replicates identical frames to both outputs; asymmetric mode allows independent cropping, scaling, and VC-ID assignment per output, controlled via register 0x3E and 0x56 per TI SNLS640C datasheet.
Which deserializers are compatible with DS90UB941ASRTDTQ1?
DS90UB941ASRTDTQ1 is designed to interoperate with TI's FPD-Link III deserializers including DS90UB940N-Q1 (CSI-2 output), DS90UB948-Q1 (DSI output), DS90UB924-Q1 (RGB output), DS90UB926Q-Q1 (LVDS output), and DS90UB928Q-Q1 (OpenLDI output). All support coaxial or STP cabling and full-duplex I²C/audio backchannel.
What power supply domains does DS90UB941ASRTDTQ1 require?
DS90UB941ASRTDTQ1 requires three distinct supply domains: VDD11 (1.1 V ±5%, 7 dedicated pins), VDD18 (1.8 V ±5%, 2 pins), and VDDIO (1.8 V or 3.3 V ± tolerance, 2 pins). Each domain has specific decoupling requirements-0.01–0.1 μF ceramic capacitors per pin plus bulk 1–10 μF capacitors-to ensure signal integrity and meet AEC-Q100 transient noise limits.
DS90UB941ASRTDTQ1 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 64-VFQFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Function:
- Serializer
- Data Rate:
- 1.5Gbps
- Input Type:
- MIPI DSI
- Output Type:
- FPD-Link III, LVDS
- Number of Inputs:
- 4
- Number of Outputs:
- 2
- Voltage - Supply:
- 1.045V ~ 1.155V, 1.71V ~ 1.89V
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- Automotive
- Qualification:
- AEC-Q100
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 64-VQFN (9x9)
DS90UB941ASRTDTQ1 FAQ
1.How can I place an order for DS90UB941ASRTDTQ1 through Aetrix?
Please submit a Request for Quotation (RFQ) for DS90UB941ASRTDTQ1 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for DS90UB941ASRTDTQ1 reliable?
The price and inventory of DS90UB941ASRTDTQ1 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for DS90UB941ASRTDTQ1 is usually 5 days.
3.What payment methods are accepted for DS90UB941ASRTDTQ1?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for DS90UB941ASRTDTQ1 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for DS90UB941ASRTDTQ1?
DS90UB941ASRTDTQ1 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your DS90UB941ASRTDTQ1 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for DS90UB941ASRTDTQ1?
For technical support, including DS90UB941ASRTDTQ1 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your DS90UB941ASRTDTQ1 requirements.
6.How does Aetrix verify that DS90UB941ASRTDTQ1 is sourced from the original manufacturer or authorized distributors?
All DS90UB941ASRTDTQ1 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that DS90UB941ASRTDTQ1 meets industry standards.
7.What is the process for return or replacement of DS90UB941ASRTDTQ1?
All DS90UB941ASRTDTQ1 units undergo pre-shipment inspection (PSI). If there is an issue with DS90UB941ASRTDTQ1, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The DS90UB941ASRTDTQ1 part is unused and in its original packaging.
Return procedure for DS90UB941ASRTDTQ1:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
DS90UB941ASRTDTQ1 Tags
-
SN65HVS880PWPR
Texas Instruments
-
SN65HVS882PWPR
Texas Instruments
-
FIN3386MTDX
onsemi
-
FIN3385MTDX
onsemi
-
SN65LV1023ARHBR
Texas Instruments
-
SN65LV1023ADBR
Texas Instruments
-
SN65LV1224BDBR
Texas Instruments
-
SN65LVDS93ADGGR
Texas Instruments
-
SN65LVDS93DGGR
Texas Instruments
-
TDES954RGZT
Texas Instruments
-
SN65LV1224BRHBT
Texas Instruments
-
DS90UB914QSQE/NOPB
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
