Texas Instruments DS90UB954TRGZRQ1
- Part No.:
- DS90UB954TRGZRQ1
- Manufacturer:
- Texas Instruments
- Category:
- Serializers, Deserializers
- Package:
- 48-VFQFN Exposed Pad
- Datasheet:
-
DS90UB954TRGZRQ1.pdf
- Description:
- DUAL FPD LINK DESERIALIZER HUB W
- Quantity:
- Payment:

- Shipping:

Inventory:4,528
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
DS90UB954TRGZRQ1 from Texas Instruments is an AEC-Q100 Grade 2 dual FPD-Link III deserializer hub that aggregates up to two 4.16 Gbps sensor streams and outputs MIPI CSI-2 compliant video at scalable lane rates (400–1600 Mbps/lane) with four virtual channels, ECC/CRC protection, and 2×2 output replication mode for automotive ADAS camera and RADAR systems.
For engineers reviewing the DS90UB954TRGZRQ1 datasheet, DS90UB954TRGZRQ1 pinout, DS90UB954TRGZRQ1 application, or DS90UB954TRGZRQ1 equivalent, this page delivers verified functional identity, validated pin roles, confirmed MIPI CSI-2 timing behavior, PoC-compatible coax/STP interface support, and real-world substitution guidance for rear-view, surround-view, and satellite RADAR sensor aggregation.
Technical Context
The DS90UB954TRGZRQ1 implements two independent FPD-Link III receive channels with adaptive equalization per channel, each supporting bidirectional control via low-latency BCC (I²C + GPIO forwarding), and integrates a dual-MIPI CSI-2 transmitter with programmable lane count (1–4), data rate (400/800/1500/1600 Mbps), and clock replication capability.
It operates across –40°C to +105°C ambient, supports Power-over-Coax (PoC) on 50-Ω coax or 100-Ω STP cabling, and features line fault detection, ISO 10605/IEC 61000-4-2 ESD compliance, and compatibility with DS90UB953-Q1, DS90UB935-Q1, DS90UB933-Q1, and DS90UB913A-Q1 serializers.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Deserializer Type | Dual FPD-Link III hub with independent Rx ports for sensor aggregation |
| Input Data Rate | Up to 4.16 Gbps per FPD-Link III channel - supports 2MP/60fps and 4MP/30fps imagers plus ToF/LIDAR/RADAR sensors |
| CSI-2 Output | Two configurable MIPI CSI-2 ports (CLK0/D0–D3 and CLK1/D2–D3), each supporting 1–4 lanes at 400–1600 Mbps/lane |
| Virtual Channels | Four virtual channels per CSI-2 port - enables time-multiplexed sensor stream routing without external multiplexing |
| Latency | Ultra-low forward-path latency - critical for real-time ADAS decision loops and synchronized multi-sensor fusion |
| Power Supply | VDD18 (1.8 V ±5%), VDDIO (1.8 V or 3.3 V), VDD11 (1.1 V internal LDO or external supply) |
| Operating Temp | AEC-Q100 Grade 2: –40°C to +105°C ambient - qualified for under-hood and exterior camera module deployment |
Pinout & Package
DS90UB954TRGZRQ1 uses a 48-pin VQFN package (7.0 mm × 7.0 mm) with exposed thermal pad. Pin functions are validated per TI SNLS570C datasheet Rev C (Jan 2023).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| CSI_CLK0P/N, CSI_CLK1P/N | MIPI CSI-2 differential clock outputs | Provide two independent CSI-2 clock lanes - CLK0 for primary output, CLK1 for replicated stream in 2×2 mode |
| CSI_D0P/N to CSI_D3P/N | MIPI CSI-2 differential data outputs | Four configurable data lanes; D2/D3 paired with CLK1 in replication mode for mirrored video stream |
| RIN0+/RIN0−, RIN1+/RIN1− | FPD-Link III differential receive inputs | Two independent high-speed serial input ports - support AC-coupled coax or STP cabling with adaptive equalization |
| I2C_SCL / I2C_SDA | Bidirectional control bus interface | Fast-mode Plus I²C (≤1 Mbps) for configuration, diagnostics, and GPIO forwarding over back channel |
| GPIO0–GPIO6 / GPIO3/INTB | Programmable I/O with interrupt capability | Support camera sync signaling, sensor diagnostics, and serializer-side GPIO mirroring via BCC |
| PDB, LOCK, PASS, MODE, VDD_SEL | Configuration and status control | PDB enables power-down; LOCK indicates FPD-Link lock status; PASS reports link integrity; MODE/VDD_SEL set operating mode and supply configuration |
Key Features
| Feature | Design Value |
|---|---|
| 2×2 Output Replication Mode | Generates two identical MIPI CSI-2 streams (CLK0+D0–D3 and CLK1+D2–D3) for parallel processing and data logging without external duplication hardware |
| Adaptive Receive Equalization | Automatically compensates for cable loss up to 15 dB at 2.08 GHz - eliminates manual EQ tuning and maintains signal integrity across aging coax/STP |
| ECC & CRC Protection | End-to-end error detection on both FPD-Link III payload and CSI-2 transport - ensures reliable sensor data delivery in noisy automotive environments |
| Power-Over-Coax (PoC) Support | Enables single-cable solution for power, high-speed data, and bidirectional control - reduces harness weight and connector count in camera modules |
| Four Virtual Channels | Allows time-division multiplexing of multiple sensor sources (e.g., RGB + IR + depth) over one CSI-2 port - simplifies SoC interface resource allocation |
Applications
| Rear View Camera (RVC) | Surround View System (SVS) |
|---|---|
Use Scenario: Single-module aggregation of two rear-facing cameras (e.g., wide-angle + ultra-wide) into one MIPI CSI-2 interface for parking assist processing. IC Role / Device Role / Timing Role: Dual deserializer hub synchronizing and replicating video streams for display rendering and object detection pipelines. Use Value: Eliminates need for dual CSI-2 receivers on SoC; 2×2 replication enables simultaneous display output and AI inference with sub-frame latency. |
Use Scenario: Centralized hub receiving four camera feeds (front, rear, left, right) via two DS90UB954TRGZRQ1 devices, each aggregating two 2MP/60fps streams. IC Role / Device Role / Timing Role: High-bandwidth FPD-Link III deserializer with adaptive EQ ensuring robust signal recovery over long coax runs in vehicle body harnesses. Use Value: Maintains <2.7 ns UI jitter and <10 µs end-to-end latency - meets real-time stitching and motion compensation requirements. |
| Forward Vision Camera (FC) | Satellite RADAR Module |
Use Scenario: Aggregation of high-resolution forward-facing imager (e.g., 4MP/30fps) and companion IR sensor onto single CSI-2 port with virtual channel separation. IC Role / Device Role / Timing Role: MIPI CSI-2 transmitter with programmable lane count and data rate scaling - adapts to SoC CSI-2 receiver capabilities. Use Value: Supports 4-lane 1.6 Gbps operation for full bandwidth, or 2-lane 800 Mbps for power-constrained ECUs - no hardware redesign needed. |
Use Scenario: Interface between satellite RADAR transceiver (e.g., TI AWR2944) and central ADAS processor using FPD-Link III physical layer over coax. IC Role / Device Role / Timing Role: Deserializer with line fault detection and BCC-based diagnostic forwarding - monitors RADAR health and reports anomalies via I²C. Use Value: Enables fail-safe operation per ISO 26262 ASIL-B requirements through continuous link monitoring and ECC-protected data path. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar FPD-Link III deserializer hub applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| DS90UB9702TRGCRQ1 | Single-input 6 Gbps FPD-Link IV deserializer with integrated serializer; no dual-hub or replication mode | Targeted at next-gen 8MP+ camera links; lacks 2×2 output replication and dual-Rx aggregation | Select when migrating to FPD-Link IV infrastructure and requiring higher per-port bandwidth, not dual-sensor aggregation |
| MAX96712GTJ/V+T | GMSL2 deserializer with 3 Gbps input, 4-lane MIPI CSI-2 output; no virtual channel support or PoC compatibility | Used in legacy GMSL2-based ADAS systems; requires separate GMSL2 serializer and different cabling architecture | Select only for GMSL2 ecosystem compatibility; not drop-in due to protocol, voltage, and diagnostic stack differences |
Compared with DS90UB954TRGZRQ1, DS90UB9702TRGCRQ1 offers higher per-channel bandwidth but removes dual-hub functionality essential for cost-sensitive 2-sensor modules, while MAX96712GTJ/V+T requires GMSL2-specific infrastructure and lacks the PoC integration and replication mode critical for automotive camera consolidation.
Availability
DS90UB954TRGZRQ1 is available at Aetrix Electronics and suitable for automotive ADAS camera modules, surround-view systems, and satellite RADAR sensor interfaces requiring stable component supply, long-term lifecycle assurance, and AEC-Q100-compliant performance.
Supply support for DS90UB954TRGZRQ1 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and automotive ICs, with deep expertise in high-speed serial interface solutions for safety-critical systems.
The DS90UB954TRGZRQ1 belongs to TI's FPD-Link III automotive serializer/deserializer product line, designed specifically to enable compact, robust, and scalable camera and sensor connectivity in ADAS and autonomous driving platforms.
FAQ
What is the maximum supported data rate per FPD-Link III input channel for DS90UB954TRGZRQ1?
The DS90UB954TRGZRQ1 supports up to 4.16 Gbps per FPD-Link III input channel, enabling reception of 2MP/60fps or 4MP/30fps camera data and high-bandwidth RADAR sensor streams. This rate is confirmed in the AC Electrical Characteristics section of the SNLS570C datasheet and aligns with its use with DS90UB953-Q1 and DS90UB935-Q1 serializers.
Does DS90UB954TRGZRQ1 support Power-over-Coax (PoC) operation?
Yes, DS90UB954TRGZRQ1 is explicitly designed for Power-over-Coax applications. It supports AC-coupled 50-Ω single-ended coaxial cabling and includes integrated PoC network compatibility, allowing DC power, high-speed data, and bidirectional control to be delivered over a single coax cable - verified in the device description and typical application schematic of SNLS570C.
How does the 2×2 output replication mode function in DS90UB954TRGZRQ1?
In 2×2 replication mode, DS90UB954TRGZRQ1 generates two identical MIPI CSI-2 output streams: one on CSI_CLK0P/N with CSI_D0P/N–CSI_D3P/N, and a second on CSI_CLK1P/N with CSI_D2P/N–CSI_D3P/N. This enables simultaneous data logging and parallel processing without external hardware duplication - detailed in Section 3 (Description) and Figure 1-1 of SNLS570C.
Which serializers are compatible with DS90UB954TRGZRQ1?
DS90UB954TRGZRQ1 is compatible with DS90UB953-Q1, DS90UB935-Q1, DS90UB933-Q1, and DS90UB913A-Q1 serializers, as explicitly stated in the Features section of SNLS570C. Each pairing supports specific resolutions and frame rates - e.g., DS90UB953-Q1 enables 2MP/60fps and 4MP/30fps, while DS90UB933-Q1 supports Full HD 1080p 2MP/60fps.
What is the operating temperature range qualification for DS90UB954TRGZRQ1?
DS90UB954TRGZRQ1 is AEC-Q100 qualified for Grade 2 operation, with a guaranteed ambient operating temperature range of –40°C to +105°C. This qualification is documented in the Features section and Absolute Maximum Ratings table of SNLS570C, making it suitable for exterior camera modules and under-hood RADAR applications.
DS90UB954TRGZRQ1 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 48-VFQFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Function:
- Deserializer
- Data Rate:
- 1.5Gbps
- Input Type:
- FPD-Link III, LVDS
- Output Type:
- CSI-2, MIPI
- Number of Inputs:
- 2
- Number of Outputs:
- -
- Voltage - Supply:
- 1.71V ~ 1.89V
- Operating Temperature:
- -40°C ~ 105°C
- Grade:
- Automotive
- Qualification:
- AEC-Q101
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 48-VQFN (7x7)
DS90UB954TRGZRQ1 FAQ
1.How can I place an order for DS90UB954TRGZRQ1 through Aetrix?
Please submit a Request for Quotation (RFQ) for DS90UB954TRGZRQ1 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for DS90UB954TRGZRQ1 reliable?
The price and inventory of DS90UB954TRGZRQ1 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for DS90UB954TRGZRQ1 is usually 5 days.
3.What payment methods are accepted for DS90UB954TRGZRQ1?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for DS90UB954TRGZRQ1 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for DS90UB954TRGZRQ1?
DS90UB954TRGZRQ1 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your DS90UB954TRGZRQ1 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for DS90UB954TRGZRQ1?
For technical support, including DS90UB954TRGZRQ1 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your DS90UB954TRGZRQ1 requirements.
6.How does Aetrix verify that DS90UB954TRGZRQ1 is sourced from the original manufacturer or authorized distributors?
All DS90UB954TRGZRQ1 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that DS90UB954TRGZRQ1 meets industry standards.
7.What is the process for return or replacement of DS90UB954TRGZRQ1?
All DS90UB954TRGZRQ1 units undergo pre-shipment inspection (PSI). If there is an issue with DS90UB954TRGZRQ1, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The DS90UB954TRGZRQ1 part is unused and in its original packaging.
Return procedure for DS90UB954TRGZRQ1:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
DS90UB954TRGZRQ1 Tags

-
SN65HVS880PWPR
Texas Instruments

-
SN65HVS882PWPR
Texas Instruments

-
FIN3386MTDX
onsemi

-
FIN3385MTDX
onsemi

-
SN65LV1023ARHBR
Texas Instruments

-
SN65LV1023ADBR
Texas Instruments

-
SN65LV1224BDBR
Texas Instruments

-
SN65LVDS93ADGGR
Texas Instruments

-
SN65LVDS93DGGR
Texas Instruments

-
TDES954RGZT
Texas Instruments

-
SN65LV1224BRHBT
Texas Instruments

-
DS90UB914QSQE/NOPB
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
