Texas Instruments DS90UH925QSQ/NOPB
- Part No.:
- DS90UH925QSQ/NOPB
- Manufacturer:
- Texas Instruments
- Category:
- Serializers, Deserializers
- Package:
- 48-WFQFN Exposed Pad
- Datasheet:
-
DS90UH925QSQ/NOPB.pdf
- Description:
- IC SERIAL/DESERIAL 24BIT 48WQFN
- Quantity:
- Payment:

- Shipping:

Inventory:3,082
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
DS90UH925QSQ/NOPB from Texas Instruments is an automotive-grade FPD-Link III serializer IC that converts 24-bit RGB888 video with HS/VS/DE timing and stereo I2S audio into a single AC-coupled differential CML serial stream. It supports 720p resolution at 5–85 MHz PCLK, embeds HDCP 1.4 encryption with on-chip key storage, and operates from a single 3.3 V supply with 1.8 V or 3.3 V LVCMOS I/O. It targets secure in-vehicle display links between graphics processors and LCD modules.
For engineers reviewing the DS90UH925QSQ/NOPB datasheet, DS90UH925QSQ/NOPB pinout, DS90UH925QSQ/NOPB application, or DS90UH925QSQ/NOPB equivalent, this page delivers verified technical context, exact pin functions, real-world automotive use cases, validated alternatives, and supply-chain support for production deployment in AEC-Q100 Grade 2 systems.
Technical Context
The DS90UH925QSQ/NOPB implements a parallel-to-serial conversion architecture with integrated HDCP cipher engine, DC-balanced scrambling, and embedded clock recovery. It processes up to 24 RGB data bits plus HS, VS, DE, and dual-channel I2S audio into a 35-bit symbol per PCLK cycle, achieving line rates from 525 Mbps to 2.975 Gbps.
Its bidirectional control interface uses the same FPD-Link III differential pair for full-duplex I²C communication (SCL/SDA) and status reporting (INTB), eliminating separate control wires. The serializer supports backward compatibility with FPD-Link II deserializers and includes programmable GPIOs, power-down mode (PDB), and MODE_SEL configuration for color depth and audio channel selection.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| PCLK Range | 5–85 MHz - defines supported video timing; enables 720p@60Hz with 74.25 MHz pixel clock |
| Serial Line Rate | 525 Mbps to 2.975 Gbps - determines maximum cable length (up to 10 m STP) and EMI performance |
| Video Interface | RGB888 + HS/VS/DE - full 24-bit color depth with standard LCD timing signals |
| HDCP Support | HDCP 1.4 with on-chip key storage - enables secure content distribution without external crypto IC |
| I/O Voltage | 1.8 V or 3.3 V LVCMOS - allows direct interfacing with diverse host processors and display controllers |
| Supply | Single 3.3 V VDD33 + configurable VDDIO - simplifies power design; eliminates need for multiple rail regulators |
| ESD Rating | ±8 kV HBM, ±8 kV ISO 10605 - meets automotive robustness requirements for infotainment harnesses |
| AEC-Q100 Grade | Grade 2 (−40°C to +105°C) - qualified for under-hood and dashboard display applications |
Pinout & Package
DS90UH925QSQ/NOPB uses a 48-pin WQFN package (7.0 mm × 7.0 mm) with exposed thermal pad (DAP) requiring ≥9 vias to ground plane. Pin functions are validated per TI SNLS336J datasheet Rev J.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| R[7:0], G[7:0], B[7:0] | LVCMOS parallel video inputs | Accept 24-bit RGB data; R0/G0/B0 support GPIO/GPO functions in 18-bit mode |
| HS / VS / DE / PCLK | LVCMOS video timing inputs | Sampled synchronously; HS/VS pulse width filtered to ≥3 PCLK when enabled |
| I2S_CLK / I2S_WC / I2S_DA | LVCMOS stereo audio inputs | Support 16-/18-/24-bit I2S; I2S_DB available as second audio channel in 18-bit mode |
| SCL / SDA | I²C bidirectional control bus | Open-drain, 3.3 V level; supports standard/fast mode (100/400 kHz); used for register config and HDCP handshaking |
| DOUT+ / DOUT− | CML serial output pair | AC-coupled (0.1 µF); 100 Ω differential termination; 1.25 Vpp typical output swing |
| PDB | Power-down control input | Active-high; forces driver outputs HIGH, shuts down PLL, resets registers, minimizes IDD to ~1 µA |
| INTB | Open-drain interrupt output | Signals HDCP authentication status, link lock, or error conditions; requires 4.7 kΩ pull-up to VDDIO |
| VDD33 / VDDIO / CMF / CAPx | Power and decoupling terminals | VDD33 powers internal regulator; VDDIO sets I/O voltage; CMF connects 0.1 µF to GND; CAP pins require 4.7 µF each |
Key Features
| Feature | Design Value |
|---|---|
| HDCP 1.4 engine with on-chip key storage | Enables end-to-end content protection without external security IC or firmware updates |
| FPD-Link III single-pair AC-coupled interface | Reduces interconnect weight/size vs parallel buses; eliminates skew; supports 10 m STP cable runs |
| Backward compatibility with FPD-Link II | Interoperates with legacy DS90UR906Q/DS90UR908Q deserializers-no hardware redesign needed |
| Programmable GPIO/GPO mapping | Four pins (R0/R1/G0/G1/B0/B1/I2S pins) configurable as GPIOs or GPOs via registers or MODE_SEL |
| Low-power modes including auto power-down | Reduces system power by >99% during display idle; maintains HDCP state for fast resume |
| Integrated common-mode filter (CMF) | Improves noise immunity on long cables by stabilizing CML common-mode voltage |
Applications
| Automotive Navigation Display | Rear Seat Entertainment |
|---|---|
Use Scenario: High-resolution TFT-LCD panel mounted in center console, driven by SoC graphics engine. IC Role / Device Role / Timing Role: Serializer converting RGB888 + HS/VS/DE + stereo I2S into FPD-Link III stream over 3 m shielded twisted pair. Use Value: Enables HDCP-protected 720p video transmission with <200 ns latency and <0.3 UI jitter-meeting OEM display responsiveness and copy-protection mandates. |
Use Scenario: Dual-seat headrest displays receiving synchronized video/audio from roof-mounted media controller. IC Role / Device Role / Timing Role: Serializer embedding HDCP keys and transmitting encrypted video/audio over shared cable harness. Use Value: Eliminates duplicate HDMI interfaces; reduces EMI via CML signaling; supports hot-plug detection via INTB and I²C backchannel. |
| Instrument Cluster Video Overlay | Digital Rearview Mirror |
Use Scenario: Augmented reality HUD overlay rendered on analog cluster LCD using digital video injection. IC Role / Device Role / Timing Role: Serializer accepting GPU-generated RGB timing and injecting safety-critical video into display pipeline. Use Value: Provides deterministic latency (<145×PCLK period) and AEC-Q100 Grade 2 reliability for functional safety–aligned video paths. |
Use Scenario: Wide-angle camera feed transmitted to interior mirror display with minimal latency and zero frame loss. IC Role / Device Role / Timing Role: Serializer handling 720p@60fps with DE-synchronized blanking and embedded audio metadata. Use Value: Delivers pixel-perfect synchronization via embedded clock; supports HDCP repeater mode for multi-display daisy chains. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar FPD-Link III serializer applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| DS90UH925Q-Q1 | Identical silicon; NOPB suffix indicates RoHS-compliant, lead-free, green packaging | No functional difference; same automotive qualification, pinout, and register map | Select DS90UH925QSQ/NOPB for new designs requiring lead-free compliance and full traceability |
| DS90UH927QSQ/NOPB | Supports 1080p (1920×1080) and higher PCLK (up to 112 MHz); adds MIPI DSI input option | Targets premium displays requiring >720p resolution; not drop-in compatible due to extended feature set and register differences | Choose DS90UH927QSQ/NOPB only when 1080p capability and MIPI flexibility are required; otherwise DS90UH925QSQ/NOPB remains optimal for cost-sensitive 720p systems |
Compared with DS90UH925Q-Q1 and DS90UH927QSQ/NOPB, the DS90UH925QSQ/NOPB delivers identical functionality and qualification in a RoHS-compliant package, while avoiding unnecessary complexity and cost of 1080p-capable variants in 720p-optimized automotive display architectures.
Availability
DS90UH925QSQ/NOPB is available at Aetrix Electronics and suitable for automotive navigation displays, rear seat entertainment systems, and digital instrument clusters requiring stable component supply, AEC-Q100 compliance, and long-term lifecycle support.
Supply support for DS90UH925QSQ/NOPB includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and automotive electronics, with decades of experience in high-reliability interface solutions.
The DS90UH925QSQ/NOPB belongs to TI's FPD-Link III automotive serializer family, designed specifically for secure, low-EMI, high-bandwidth video transmission in safety-critical vehicle display systems.
FAQ
What is the primary function of the DS90UH925QSQ/NOPB in an automotive display system?
The DS90UH925QSQ/NOPB serves as an FPD-Link III serializer that converts parallel RGB888 video with HS/VS/DE timing and stereo I2S audio into a single AC-coupled differential CML stream. It embeds HDCP 1.4 encryption and is used between graphics processors and LCD modules in automotive navigation, rear-seat, and instrument cluster displays. Its core role is secure, low-skew, high-integrity video transport over compact cabling.
Does the DS90UH925QSQ/NOPB support backward compatibility with older deserializers?
Yes, the DS90UH925QSQ/NOPB supports backward compatibility with FPD-Link II deserializers such as the DS90UR906Q and DS90UR908Q. This interoperability is implemented at the physical layer and protocol level, allowing reuse of existing deserializer hardware in legacy systems without PCB changes-though HDCP features require matching deserializer support.
How does the DS90UH925QSQ/NOPB handle power management in automotive environments?
The DS90UH925QSQ/NOPB includes a dedicated PDB (Power-Down) pin that enables ultra-low-power states. When PDB is driven low, the device shuts down its PLL, forces CML outputs HIGH, resets internal registers, and reduces supply current to ~1 µA. It also supports auto power-down mode triggered by loss of PCLK, making it suitable for start-stop vehicle architectures where display subsystems must minimize quiescent draw.
What are the key electrical requirements for the DOUT+/DOUT− outputs of the DS90UH925QSQ/NOPB?
The DOUT+/DOUT− outputs of the DS90UH925QSQ/NOPB require AC coupling via 0.1 µF capacitors, 100 Ω differential termination, and proper common-mode filtering via the CMF pin (0.1 µF to GND). They deliver 1.25 Vpp typical differential swing with <130 ps transition times and <0.3 UI total jitter at 85 MHz PCLK-ensuring signal integrity over 10 m STP cables in noisy automotive environments.
Can the DS90UH925QSQ/NOPB be used without HDCP functionality enabled?
Yes, the DS90UH925QSQ/NOPB operates fully functional in non-HDCP mode. HDCP activation is controlled via configuration registers and requires handshake with a compliant deserializer (e.g., DS90UH926Q-Q1). In open-content applications-such as internal diagnostics or non-protected UI overlays-the IC transmits unencrypted video/audio with identical timing, latency, and electrical performance as in HDCP mode.
DS90UH925QSQ/NOPB Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 48-WFQFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Discontinued at Digi-Key
- Function:
- Serializer
- Data Rate:
- 2.975Gbps
- Input Type:
- LVCMOS
- Output Type:
- FPD-Link III, LVDS
- Number of Inputs:
- 31
- Number of Outputs:
- 1
- Voltage - Supply:
- 3V ~ 3.6V
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- Automotive
- Qualification:
- AEC-Q100
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 48-WQFN (7x7)
DS90UH925QSQ/NOPB FAQ
1.How can I place an order for DS90UH925QSQ/NOPB through Aetrix?
Please submit a Request for Quotation (RFQ) for DS90UH925QSQ/NOPB on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for DS90UH925QSQ/NOPB reliable?
The price and inventory of DS90UH925QSQ/NOPB are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for DS90UH925QSQ/NOPB is usually 5 days.
3.What payment methods are accepted for DS90UH925QSQ/NOPB?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for DS90UH925QSQ/NOPB transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for DS90UH925QSQ/NOPB?
DS90UH925QSQ/NOPB orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your DS90UH925QSQ/NOPB order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for DS90UH925QSQ/NOPB?
For technical support, including DS90UH925QSQ/NOPB datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your DS90UH925QSQ/NOPB requirements.
6.How does Aetrix verify that DS90UH925QSQ/NOPB is sourced from the original manufacturer or authorized distributors?
All DS90UH925QSQ/NOPB products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that DS90UH925QSQ/NOPB meets industry standards.
7.What is the process for return or replacement of DS90UH925QSQ/NOPB?
All DS90UH925QSQ/NOPB units undergo pre-shipment inspection (PSI). If there is an issue with DS90UH925QSQ/NOPB, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The DS90UH925QSQ/NOPB part is unused and in its original packaging.
Return procedure for DS90UH925QSQ/NOPB:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
DS90UH925QSQ/NOPB Tags

-
SN65HVS880PWPR
Texas Instruments

-
SN65HVS882PWPR
Texas Instruments

-
FIN3386MTDX
onsemi

-
FIN3385MTDX
onsemi

-
SN65LV1023ARHBR
Texas Instruments

-
SN65LV1023ADBR
Texas Instruments

-
SN65LV1224BDBR
Texas Instruments

-
SN65LVDS93ADGGR
Texas Instruments

-
SN65LVDS93DGGR
Texas Instruments

-
TDES954RGZT
Texas Instruments

-
SN65LV1224BRHBT
Texas Instruments

-
DS90UB914QSQE/NOPB
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
