My Inquiry
My Account
Texas Instruments DS90UH948TNKDRQ1
- Part No.:
- DS90UH948TNKDRQ1
- Manufacturer:
- Texas Instruments
- Category:
- Serializers, Deserializers
- Package:
- 64-WFQFN Exposed Pad
- Datasheet:
-
DS90UH948TNKDRQ1.pdf
- Description:
- IC DESERIALIZER 64VQFN
- Quantity:
- Payment:
- Shipping:
Inventory:2,563
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
DS90UH948TNKDRQ1 from Texas Instruments is an AEC-Q100 Grade 2 automotive FPD-Link III deserializer that converts 1- or 2-lane serialized video streams into dual-channel OpenLDI (LVDS) output, supporting up to 2048×1080@60Hz with 24-bit color depth, integrated HDCP 1.3 cipher engine, and adaptive equalization for up to –15.5 dB insertion loss at 1.48 GHz - deployed in central infotainment displays and digital instrument clusters.
For engineers reviewing the DS90UH948TNKDRQ1 datasheet, DS90UH948TNKDRQ1 pinout, DS90UH948TNKDRQ1 application, or DS90UH948TNKDRQ1 equivalent, key selection considerations include FPD-Link III lane count configuration, HDCP repeater capability, LVDS channel mapping (single/dual), I2S audio transport support (7.1 channels), and functional safety documentation alignment with ISO 26262 ASIL-B system design.
Technical Context
The DS90UH948TNKDRQ1 implements a dual-lane FPD-Link III receiver with automatic deskew and clock alignment-no training pattern required-and recovers pixel clocks up to 192 MHz. Its internal HDCP engine performs authentication, encryption, and key management without external secure memory.
It supports configurable OpenLDI output (18-/24-bit RGB), four high-speed GPIOs (2 Mbps), SPI control (3.3 Mbps), and I²C controller/target mode (1 Mbps Fast Mode Plus), with adaptive receive equalization compensating for temperature drift and cable aging across coaxial or STP interconnects.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Max Pixel Clock | 192 MHz - enables full 2K (2048×1080) resolution at 60 Hz with 24-bit color |
| FPD-Link III Lanes | 1 or 2 lanes - determines bandwidth scalability and cable count in automotive harnesses |
| OpenLDI Output | Dual-channel LVDS (8 data + clock) - supports legacy LVDS displays without HDMI-to-LVDS bridge ICs |
| HDCP Support | Integrated HDCP 1.3 engine with on-chip key storage - enables content-protected video routing in repeater topologies |
| Equalization Range | –15.5 dB @ 1.48 GHz - compensates for long coaxial runs or aging STP cables in vehicle cabins |
| Operating Temp | –40°C to +105°C (Grade 2) - qualified per AEC-Q100 for under-dash and display module mounting locations |
| I²C Speed | 1 Mbps Fast Mode Plus - allows real-time display timing and HDCP status polling without bus contention |
Pinout & Package
DS90UH948TNKDRQ1 is housed in a 64-pin WQFN package (9.0 mm × 9.0 mm), thermally enhanced with exposed thermal pad, optimized for automotive EMI environments and board space constraints in head unit and cluster PCB layouts.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| CLK1±, CLK2± | LVDS clock outputs | Dual differential clock pairs for OpenLDI interface; require 100-Ω AC-coupled termination |
| D0±–D7± | LVDS data outputs | Eight differential data lanes supporting 24-bit RGB mapping; unused lanes must be NC or terminated |
| RIN0±, RIN1± | FPD-Link III RX inputs | Two high-speed serial input ports; accept AC-coupled STP or coaxial inputs from compatible serializers |
| I2C_SDA / I2C_SCL | I²C bidirectional interface | Open-drain pins requiring external pullup; support HDCP status reads and display configuration writes |
| PDB | Power-down control | Active-low pin enabling low-power standby mode; synchronizes with serializer power sequencing |
| MODE_SEL0 / MODE_SEL1 | Configuration strapping | Resistor-programmed pins setting default LVDS format (18/24-bit), link mode, and HDCP repeater enable |
Key Features
| Feature | Design Value |
|---|---|
| Automatic deskew | Eliminates need for training patterns or manual skew calibration across PCB traces and cable assemblies |
| Adaptive equalization | Real-time compensation for channel loss and temperature-induced impedance shifts in automotive wiring |
| HDCP repeater mode | Enables authenticated downstream chaining of multiple displays while maintaining content protection integrity |
| 7.1 I²S audio transport | Supports multi-channel surround sound delivery over same FPD-Link III physical layer as video |
| Functional safety documentation | Includes FIT rate, failure modes, and diagnostic coverage data aligned with ISO 26262 ASIL-B requirements |
Applications
| Central Infotainment Display | Rear Seat Entertainment |
|---|---|
Use Scenario: High-resolution multimedia display in center console with HDMI source GPU and legacy LVDS panel. IC Role / Device Role / Timing Role: FPD-Link III deserializer bridging HDMI video stream to dual-channel LVDS interface with HDCP enforcement. Use Value: Enables cost-effective reuse of existing LVDS displays while supporting 2K resolution and protected content playback. | Use Scenario: Dual-screen rear entertainment system receiving video/audio from head unit over single coaxial cable. IC Role / Device Role / Timing Role: Deserializes FPD-Link III forward video and back-channel I²C/SPI control, plus transports 7.1 I²S audio. Use Value: Reduces cable weight and EMI by consolidating video, audio, and control onto two differential pairs. |
| Digital Instrument Cluster | HUD Video Interface |
Use Scenario: Safety-critical driver information display requiring ASIL-B-aligned video path and fast boot timing. IC Role / Device Role / Timing Role: Automotive-qualified deserializer providing deterministic pixel clock recovery and HDCP-compliant rendering. Use Value: Meets AEC-Q100 Grade 2 and functional safety documentation requirements for instrument cluster integration. | Use Scenario: Compact head-up display receiving 1080p video from ADAS processor via minimal interconnect. IC Role / Device Role / Timing Role: Converts 1-lane FPD-Link III stream to single-channel LVDS output with white balance enhancement. Use Value: Supports high-fidelity HUD imagery using only one coaxial pair, reducing harness complexity and latency. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar FPD-Link III deserialization applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| DS90UH949AQ1 | Serializer companion; not functionally equivalent - transmits FPD-Link III, does not deserialize | Used upstream in source-side modules (e.g., SoC or GPU board), not display-side | Select DS90UH948TNKDRQ1 for display interface; DS90UH949AQ1 only for source-side serialization |
| MAX96706GTJ+T | 1-lane GMSL2 deserializer; different protocol stack, no HDCP, lower max resolution (1280×800) | Targeted at camera links and non-HDCP automotive vision systems | Choose DS90UH948TNKDRQ1 when HDCP, 2K resolution, or FPD-Link III compatibility is mandatory |
Compared with DS90UH948TNKDRQ1, DS90UH949AQ1 serves the opposite signal direction and cannot replace it, while MAX96706GTJ+T lacks HDCP, supports only GMSL2, and caps at WXGA - making DS90UH948TNKDRQ1 the sole option for automotive 2K HDCP-protected LVDS display interfaces.
Availability
DS90UH948TNKDRQ1 is available at Aetrix Electronics and suitable for central infotainment displays, digital instrument clusters, and rear seat entertainment systems requiring stable component supply, automotive qualification, and long-term lifecycle support.
Supply support for DS90UH948TNKDRQ1 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader delivering analog, embedded processing, and connectivity solutions with deep automotive expertise and AEC-Q100 product validation infrastructure.
The DS90UH948TNKDRQ1 belongs to TI's FPD-Link III automotive SerDes portfolio, engineered specifically to replace bulky LVDS cables with robust, EMI-resistant serial links for high-resolution display interfaces in vehicles.
FAQ
What is the maximum supported resolution and color depth for DS90UH948TNKDRQ1?
The DS90UH948TNKDRQ1 supports up to 2048×1080 (2K) resolution at 60 Hz with full 24-bit RGB color depth when operating in dual-lane FPD-Link III mode and dual-channel OpenLDI output. In single-lane mode, it supports up to WXGA (1280×800) or 720p with 24-bit color. The DS90UH948TNKDRQ1 achieves this using a 192-MHz pixel clock and configurable 18-/24-bit LVDS mapping.
Does DS90UH948TNKDRQ1 support HDCP repeater functionality?
Yes, DS90UH948TNKDRQ1 includes an integrated HDCP 1.3 cipher engine with on-chip key storage and explicitly supports HDCP repeater applications. It can authenticate upstream sources, decrypt content, re-encrypt for downstream sinks, and manage key exchange - all without external security components. This capability is confirmed in the device features and functional description sections of the official datasheet.
What package type and thermal characteristics does DS90UH948TNKDRQ1 use?
DS90UH948TNKDRQ1 uses a 64-pin WQFN package measuring 9.0 mm × 9.0 mm with an exposed thermal pad. It is rated for junction temperatures up to +125°C and specified for ambient operation from –40°C to +105°C (AEC-Q100 Grade 2). Thermal resistance (θJA) is 26.5°C/W, enabling reliable performance in compact, thermally constrained automotive display modules.
Can DS90UH948TNKDRQ1 operate with only one FPD-Link III lane?
Yes, DS90UH948TNKDRQ1 supports both 1-lane and 2-lane FPD-Link III configurations. In 1-lane mode, it delivers up to 96-MHz pixel clock for single-channel OpenLDI output (e.g., 1280×800 or 720p). Lane count is auto-detected and configured without firmware intervention. The DS90UH948TNKDRQ1 maintains full feature support-including HDCP, I²S audio, and adaptive equalization-in either mode.
How does DS90UH948TNKDRQ1 handle cable aging and temperature variation?
DS90UH948TNKDRQ1 implements adaptive receive equalization that continuously monitors and compensates for channel insertion loss due to temperature drift and cable aging. It supports up to –15.5 dB loss at 1.48 GHz and –9 dB at 1.68 GHz, with automatic recalibration during operation. This ensures stable eye opening and bit-error-free reception over the full automotive lifetime without manual tuning or hardware revision.
DS90UH948TNKDRQ1 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 64-WFQFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Discontinued at Digi-Key
- Function:
- Deserializer
- Data Rate:
- 5.95Gbps
- Input Type:
- FPD-Link III, LVDS
- Output Type:
- LVDS
- Number of Inputs:
- 2
- Number of Outputs:
- 8
- Voltage - Supply:
- 1.2V, 1.8V, 3.3V
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- Automotive
- Qualification:
- AEC-Q100
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 64-WQFN (9x9)
DS90UH948TNKDRQ1 FAQ
1.How can I place an order for DS90UH948TNKDRQ1 through Aetrix?
Please submit a Request for Quotation (RFQ) for DS90UH948TNKDRQ1 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for DS90UH948TNKDRQ1 reliable?
The price and inventory of DS90UH948TNKDRQ1 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for DS90UH948TNKDRQ1 is usually 5 days.
3.What payment methods are accepted for DS90UH948TNKDRQ1?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for DS90UH948TNKDRQ1 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for DS90UH948TNKDRQ1?
DS90UH948TNKDRQ1 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your DS90UH948TNKDRQ1 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for DS90UH948TNKDRQ1?
For technical support, including DS90UH948TNKDRQ1 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your DS90UH948TNKDRQ1 requirements.
6.How does Aetrix verify that DS90UH948TNKDRQ1 is sourced from the original manufacturer or authorized distributors?
All DS90UH948TNKDRQ1 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that DS90UH948TNKDRQ1 meets industry standards.
7.What is the process for return or replacement of DS90UH948TNKDRQ1?
All DS90UH948TNKDRQ1 units undergo pre-shipment inspection (PSI). If there is an issue with DS90UH948TNKDRQ1, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The DS90UH948TNKDRQ1 part is unused and in its original packaging.
Return procedure for DS90UH948TNKDRQ1:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
DS90UH948TNKDRQ1 Tags
-
SN65HVS880PWPR
Texas Instruments
-
SN65HVS882PWPR
Texas Instruments
-
FIN3386MTDX
onsemi
-
FIN3385MTDX
onsemi
-
SN65LV1023ARHBR
Texas Instruments
-
SN65LV1023ADBR
Texas Instruments
-
SN65LV1224BDBR
Texas Instruments
-
SN65LVDS93ADGGR
Texas Instruments
-
SN65LVDS93DGGR
Texas Instruments
-
TDES954RGZT
Texas Instruments
-
SN65LV1224BRHBT
Texas Instruments
-
DS90UB914QSQE/NOPB
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
