My Inquiry
My Account
Texas Instruments DS90UR124QVSX/NOPB
- Part No.:
- DS90UR124QVSX/NOPB
- Manufacturer:
- Texas Instruments
- Category:
- Serializers, Deserializers
- Package:
- 64-TQFP
- Datasheet:
-
DS90UR124QVSX/NOPB.pdf
- Description:
- IC SER/DESER 5-43MHZ 24B 64-TQFP
- Quantity:
- Payment:
- Shipping:
Inventory:3,939
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
DS90UR124QVSX/NOPB from Texas Instruments is an automotive-grade FPD-Link II deserializer IC that converts a single LVDS serial stream into a 24-bit LVCMOS parallel interface for display data recovery. It supports pixel clocks from 5 MHz to 43 MHz, delivers embedded clock recovery with DC-balanced encoding, operates across –40°C to +105°C, and drives up to 10 meters of shielded twisted-pair cable in infotainment display systems.
For engineers reviewing the DS90UR124QVSX/NOPB datasheet, DS90UR124QVSX/NOPB pinout, DS90UR124QVSX/NOPB application, or DS90UR124QVSX/NOPB equivalent, this page provides verified technical context, validated pin functions, confirmed automotive AEC-Q100 Grade 2 compliance, real-world timing margins, and precise alternative part comparisons - all grounded in TI's SNLS231P production datasheet (August 2024 revision).
Technical Context
The DS90UR124QVSX/NOPB implements a PLL-based clock recovery architecture that locks to the embedded clock within the incoming FPD-Link II LVDS stream, eliminating need for external reference clock. Its DC-balanced 8b/10b-like encoding enables AC-coupled transmission over lossy cables while maintaining signal integrity at 43 MHz.
It features three independent LVCMOS output groups (ROUT[7:0], [15:8], [23:16]) with programmable Progressive Turn-On (PTO) timing control via PTOSEL, slew-rate selection (SLEW), and per-group setup/hold tuning - enabling EMI reduction and robust timing margining in high-noise automotive environments.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Interface Type | FPD-Link II LVDS deserializer with embedded clock recovery - no external REFCLK required |
| Pixel Clock Range | 5 MHz to 43 MHz - supports RGB666 + HS/VS/DE + 3 GP channels for 18-bit color displays |
| Operating Temp | –40°C to +105°C - qualified for automotive cabin and instrument cluster mounting locations |
| Supply Voltage | 3.3 V ±10% - dual-domain (analog/digital) supply with separate VDD/VSS pins per function block |
| ESD Rating | ≥±8 kV HBM (all pins), ±10 kV contact discharge on RIN+/RIN− - meets ISO 10605 for automotive ESD robustness |
| Output Drive | LVCMOS outputs with selectable 2 mA / 4 mA drive (SLEW pin) and tri-state control (RPWDNB, REN) |
| Cable Drive | Validated for ≤10 m shielded twisted-pair (STP) with pre-emphasis support on serializer side (not on DS90UR124) |
Pinout & Package
DS90UR124QVSX/NOPB is housed in a 64-pin TQFP (PAG package), 10.00 mm × 10.00 mm body size, with exposed thermal pad (not electrically connected). Pin functions are defined per TI SNLS231P Rev. August 2024.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| RIN+, RIN− | LVDS differential input pair | AC-coupled inputs terminated internally to 100 Ω; accept serialized FPD-Link II stream with embedded clock |
| ROUT[0:23] | 24-bit LVCMOS parallel output bus | Grouped into three 8-bit banks (Groups 1–3); each group has independent timing alignment relative to RCLK |
| RCLK | Recovered parallel clock output | Strobes ROUT[23:0]; edge polarity set by RRFB; supports rising/falling-edge latching per application needs |
| LOCK | PLL lock status indicator | Active-high open-drain output; asserts HIGH only when PLL is locked and outputs are valid |
| REN | Receiver enable control | Active-high; disables ROUT/RCLK outputs (tri-state) while keeping PLL active - enables hot-plug operation |
| RPWDNB | Receiver power-down control | Active-low; shuts down PLL and places all outputs in tri-state - reduces quiescent current to 50 µA |
| PTOSEL | Progressive Turn-On mode select | Selects between grouped staggered switching (H) or spread-mode timing (L) to reduce simultaneous switching noise |
| SLEW | LVCMOS output drive strength | L = 2 mA, H = 4 mA - adjusts edge rate and noise for different trace lengths and load capacitance |
Key Features
| Feature | Design Value |
|---|---|
| Embedded clock recovery | Eliminates need for external REFCLK; supports hot-plug detection and seamless link re-synchronization |
| DC-balanced encoding | Enables reliable AC-coupled transmission over long cables without baseline wander or DC drift |
| Programmable PTO timing | Reduces peak current and EMI by staggering 24-bit output group transitions across ±1–2 UI windows |
| @Speed BIST validation | On-chip built-in self-test verifies full LVDS link integrity at operating frequency - PASS output confirms <1e-9 BER |
| AEC-Q100 Grade 2 | Qualified for automotive applications with guaranteed operation from –40°C to +105°C ambient |
Applications
| Automotive Instrument Cluster | Central Infotainment Display |
|---|---|
|
Use Scenario: High-resolution TFT display driven from ECU or graphics processor over harness-wired connection. IC Role / Device Role / Timing Role: Deserializes FPD-Link II stream into synchronized 24-bit RGB + DE/HS/VS for real-time gauge rendering. Use Value: Enables compact 1-pair cable routing instead of 27+ parallel traces, reducing connector size, weight, and EMI emissions. |
Use Scenario: 10.25″ or larger LCD panel in center stack, receiving video from SoC or ADAS domain controller. IC Role / Device Role / Timing Role: Recovers pixel clock and data with <0.25 UI input tolerance, supporting 43 MHz pixel rates for HD resolution. Use Value: Delivers deterministic timing margins via PTOSEL and SLEW controls - critical for jitter-sensitive touch-responsive UIs. |
| Heads-Up Display (HUD) | Remote Camera Video Link |
|
Use Scenario: Compact HUD module requiring low-latency, noise-immune video transport from dashboard ECU. IC Role / Device Role / Timing Role: Converts serialized video to parallel interface with LOCK-synchronized RCLK for precise image overlay timing. Use Value: Supports 10 m STP cable runs with DC balance and EMI-reduced PTO outputs - essential for optical path stability. |
Use Scenario: Rear-view or surround-view camera feed transmitted to display or ADAS processor through vehicle harness. IC Role / Device Role / Timing Role: Receives serialized video over LVDS, recovers clock, and outputs clean parallel data with configurable slew and group timing. Use Value: Enables backward compatibility with DS90C241 serializer via RAOFF pin - simplifies legacy system upgrades. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar FPD-Link II deserializer applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| DS90UR124AQVSX/NOPB | Pin-compatible revision with enhanced ESD robustness (±30 kV air discharge on RIN+/RIN− vs ±10 kV) | Required for new designs targeting highest-level ISO 10605 compliance in harsh EMC environments | Preferred for next-gen automotive platforms where field reliability under extreme ESD stress is mandatory |
| DS90UB925QSQX/NOPB | FPD-Link III deserializer; supports higher bandwidth (up to 85 MHz), bidirectional control channel, and I2C pass-through | Used in advanced driver-assistance systems (ADAS) with camera fusion and real-time diagnostics | Choose when upgrading to FPD-Link III ecosystem - not drop-in compatible due to protocol and pinout differences |
Compared with DS90UR124QVSX/NOPB, the DS90UR124AQVSX/NOPB offers superior ESD immunity without layout changes, while DS90UB925QSQX/NOPB enables higher-resolution video and system-level control but requires full protocol redesign and new serializer pairing.
Availability
DS90UR124QVSX/NOPB is available at Aetrix Electronics and suitable for automotive instrument clusters, central infotainment displays, heads-up displays, and remote camera video links requiring stable component supply across extended temperature and AEC-Q100-compliant production cycles.
Supply support for DS90UR124QVSX/NOPB includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and automotive electronics, with decades of experience in high-reliability interface solutions.
DS90UR124QVSX/NOPB belongs to TI's FPD-Link II chipset family, designed specifically for cost-optimized, low-EMI video transport in automotive displays - balancing bandwidth, cable reach, and AEC-Q100 compliance without requiring complex SerDes configuration.
FAQ
What is the primary function of DS90UR124QVSX/NOPB in an automotive display system?
The DS90UR124QVSX/NOPB acts as an FPD-Link II deserializer that recovers a 24-bit parallel video interface (RGB666 + HS/VS/DE + 3 GP) and embedded clock from a single LVDS serial stream. It enables compact, noise-immune video transport over shielded twisted-pair cable - directly supporting automotive instrument clusters and infotainment displays without external clock sources. DS90UR124QVSX/NOPB integrates PLL-based clock recovery, DC-balanced decoding, and programmable LVCMOS output timing.
Does DS90UR124QVSX/NOPB require an external reference clock?
No, DS90UR124QVSX/NOPB does not require an external reference clock. It performs embedded clock recovery from the incoming FPD-Link II LVDS serial stream using an internal PLL. This eliminates clock distribution complexity and skew issues in automotive harnesses. The recovered clock appears on the RCLK pin and synchronizes all 24-bit parallel outputs. DS90UR124QVSX/NOPB maintains lock across its full 5–43 MHz pixel clock range per TI SNLS231P.
How does DS90UR124QVSX/NOPB support EMI reduction in vehicle environments?
DS90UR124QVSX/NOPB reduces EMI through three hardware features: (1) Progressive Turn-On (PTO) timing controlled by PTOSEL, which staggers 24-bit output group transitions across ±1–2 UI windows; (2) selectable LVCMOS slew rate (SLEW pin) to optimize edge rates for specific trace impedance; and (3) DC-balanced encoding that prevents low-frequency energy buildup in AC-coupled links. These features collectively lower peak current and radiated emissions - critical for passing CISPR 25 Class 5 testing in automotive cabins.
What is the maximum supported cable length for DS90UR124QVSX/NOPB?
DS90UR124QVSX/NOPB is validated to operate reliably over up to 10 meters of shielded twisted-pair (STP) cable when paired with its companion serializer DS90UR241QVSX/NOPB. This specification assumes standard 100 Ω differential impedance, proper AC coupling (100 nF), and use of pre-emphasis on the serializer side. Cable performance depends on quality, shielding, and termination - DS90UR124QVSX/NOPB itself does not include transmitter pre-emphasis but relies on serializer-side compensation.
Is DS90UR124QVSX/NOPB pin-compatible with earlier TI deserializers like DS90C124?
DS90UR124QVSX/NOPB is not pin-compatible with DS90C124, but it supports backward compatibility in functional mode via the RAOFF pin. When RAOFF = HIGH, DS90UR124QVSX/NOPB operates in DS90C241-compatible mode - accepting the same FPD-Link I protocol and timing. However, physical pinout differs: DS90UR124QVSX/NOPB uses a 64-pin TQFP versus DS90C124's 48-pin package, and pin assignments (e.g., RIN+/RIN− location, PTOSEL, BIST pins) are unique to the DS90URxxx-Q1 family.
DS90UR124QVSX/NOPB Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 64-TQFP
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Function:
- Deserializer
- Data Rate:
- 1.03Gbps
- Input Type:
- FPD-Link II, LVDS
- Output Type:
- LVCMOS
- Number of Inputs:
- 1
- Number of Outputs:
- 24
- Voltage - Supply:
- 3V ~ 3.6V
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- Automotive
- Qualification:
- AEC-Q100
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 64-TQFP (10x10)
DS90UR124QVSX/NOPB FAQ
1.How can I place an order for DS90UR124QVSX/NOPB through Aetrix?
Please submit a Request for Quotation (RFQ) for DS90UR124QVSX/NOPB on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for DS90UR124QVSX/NOPB reliable?
The price and inventory of DS90UR124QVSX/NOPB are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for DS90UR124QVSX/NOPB is usually 5 days.
3.What payment methods are accepted for DS90UR124QVSX/NOPB?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for DS90UR124QVSX/NOPB transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for DS90UR124QVSX/NOPB?
DS90UR124QVSX/NOPB orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your DS90UR124QVSX/NOPB order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for DS90UR124QVSX/NOPB?
For technical support, including DS90UR124QVSX/NOPB datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your DS90UR124QVSX/NOPB requirements.
6.How does Aetrix verify that DS90UR124QVSX/NOPB is sourced from the original manufacturer or authorized distributors?
All DS90UR124QVSX/NOPB products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that DS90UR124QVSX/NOPB meets industry standards.
7.What is the process for return or replacement of DS90UR124QVSX/NOPB?
All DS90UR124QVSX/NOPB units undergo pre-shipment inspection (PSI). If there is an issue with DS90UR124QVSX/NOPB, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The DS90UR124QVSX/NOPB part is unused and in its original packaging.
Return procedure for DS90UR124QVSX/NOPB:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
DS90UR124QVSX/NOPB Tags
-
SN65HVS880PWPR
Texas Instruments
-
SN65HVS882PWPR
Texas Instruments
-
FIN3386MTDX
onsemi
-
FIN3385MTDX
onsemi
-
SN65LV1023ARHBR
Texas Instruments
-
SN65LV1023ADBR
Texas Instruments
-
SN65LV1224BDBR
Texas Instruments
-
SN65LVDS93ADGGR
Texas Instruments
-
SN65LVDS93DGGR
Texas Instruments
-
TDES954RGZT
Texas Instruments
-
SN65LV1224BRHBT
Texas Instruments
-
DS90UB914QSQE/NOPB
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
