My Inquiry
My Account
Texas Instruments DS90UR241IVS/NOPB
- Part No.:
- DS90UR241IVS/NOPB
- Manufacturer:
- Texas Instruments
- Category:
- Serializers, Deserializers
- Package:
- 48-TQFP
- Datasheet:
-
DS90UR241IVS/NOPB.pdf
- Description:
- IC SER/DESER 5-43MHZ 24B 48-TQFP
- Quantity:
- Payment:
- Shipping:
Inventory:718
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
DS90UR241IVS/NOPB from Texas Instruments is an automotive-grade FPD-Link II serializer IC that converts 24-bit parallel RGB+sync+GPO data into a DC-balanced LVDS serial stream with embedded clock. It supports 5–43 MHz pixel clocks, operates from 3.3 V ±10%, drives up to 10 m shielded twisted-pair cable, and is AEC-Q100 Grade 2 qualified for instrument cluster and infotainment display interfaces.
For engineers reviewing the DS90UR241IVS/NOPB datasheet, DS90UR241IVS/NOPB pinout, DS90UR241IVS/NOPB application, or DS90UR241IVS/NOPB equivalent, this page delivers verified technical context, real-world timing behavior, package-specific pin functions, automotive ESD robustness (≥8 kV HBM), and validated alternatives for display interface design in safety-critical vehicle systems.
Technical Context
The DS90UR241IVS/NOPB implements a parallel-to-serial conversion architecture with embedded clock recovery, DC-balanced 8b10b-like encoding, and TI's proprietary random lock to eliminate external reference clock dependency. Its PLL locks to TCLK within 10 ms and supports programmable edge strobing (rising/falling) via TRFB.
It features configurable LVDS output voltage (±500 mV or ±900 mV), pre-emphasis control (via external RPRE), slew-rate-adjustable LVCMOS outputs on the companion deserializer, and progressive turn-on (PTO) for EMI reduction. The serializer accepts spread-spectrum input and performs data shuffling to suppress spectral peaks.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Pixel Clock Range | 5 MHz to 43 MHz - defines supported display resolutions and refresh rates; enables WXGA (1280×720) at 60 Hz with RGB666 + sync. |
| Supply Voltage | 3.3 V ±10% - requires stable low-noise 3.3 V rail; compatible with standard automotive LDOs and PMICs. |
| Operating Temperature | –40°C to +105°C - meets under-hood and dashboard mounting requirements per AEC-Q100 Grade 2. |
| LVDS Output Differential Voltage | ±500 mV (VODSEL = L) or ±900 mV (VODSEL = H) - selectable drive strength for short PCB traces or long lossy cables. |
| ESD Robustness | ≥±8 kV HBM (all pins) - exceeds ISO 10605 requirements for automotive assembly and field reliability. |
| Serializer Delay | 3.5T + 2 to 3.5T + 10 ns - deterministic latency critical for time-synchronized display pipelines and camera-to-display synchronization. |
| Power-Down Current | 45 µA (TPWDNB = L) - enables ultra-low-power sleep mode during display blanking or system standby. |
Pinout & Package
DS90UR241IVS/NOPB uses a 48-pin TQFP (PFB) package measuring 7.0 mm × 7.0 mm with exposed thermal pad. Pin functions are validated per TI SNLS231P Rev. AUGUST 2024 datasheet.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| DIN[23:0] | LVCMOS parallel data input | 24-bit RGB666 + HS/VS/DE + 3 GPO bits; must be tied LOW if unused - floating inputs cause metastability. |
| TCLK | LVCMOS parallel clock input | Strobe edge (rising/falling) set by TRFB; jitter tolerance ±100 ps at 43 MHz ensures reliable sampling. |
| DEN | LVCMOS data enable input | Controls LVDS driver output state: HIGH enables DOUT±; LOW places outputs in tri-state while PLL remains locked. |
| TPWDNB | LVCMOS power-down bar input | Active-Low shutdown: disables PLL and places DOUT± in tri-state, reducing current to 45 µA. |
| VODSEL | LVCMOS output voltage select | Selects LVDS swing: LOW = ±500 mV (standard); HIGH = ±900 mV (long-cable boost). |
| DOUT+, DOUT− | LVDS differential serial output | AC-coupled via 100 nF caps; require 100 Ω differential termination at receiver end. |
| VDD / VSS | Power and ground terminals | 7 digital/analog VDD pins and 6 GND pins - mandate proper decoupling (0.1 µF + 10 µF per VDD group) and split-plane layout. |
Key Features
| Feature | Design Value |
|---|---|
| DC-balanced encoding | Enables AC-coupled transmission over capacitors or transformers - eliminates baseline wander and supports galvanic isolation. |
| Embedded clock architecture | Removes need for separate clock trace or reference clock source - reduces PCB layer count and skew-related timing closure effort. |
| Hot-plug support | Allows safe insertion/removal of display modules without system reset - essential for modular infotainment and serviceable HUD units. |
| @Speed BIST | Validates full LVDS link integrity at operating frequency - PASS output confirms <1×10⁻⁹ bit error rate before display activation. |
| Backward compatibility | RAOFF = H enables interoperability with legacy DS90C241 serializers - simplifies migration in existing platforms. |
Applications
| Automotive Instrument Cluster | Central Infotainment Display |
|---|---|
|
Use Scenario: High-resolution TFT LCD driving for speedometer, tachometer, and ADAS alerts in digital dashboards. IC Role / Device Role / Timing Role: Serializer converting MCU/SoC parallel video bus to single-pair FPD-Link II for EMI-robust transmission across vehicle harness. Use Value: Enables 1280×480 @ 60 Hz with precise pixel timing and <10 ns inter-lane skew - critical for flicker-free gauge rendering. |
Use Scenario: Main touchscreen display in center stack, receiving graphics from application processor or GPU. IC Role / Device Role / Timing Role: Serializer bridging 24-bit RGB interface to long-reach LVDS link; supports DE/HS/VS signaling for dynamic resolution switching. Use Value: Reduces connector pin count by 24× vs parallel interface - cuts wiring harness weight and cost while maintaining 18-bit color fidelity. |
| Heads-Up Display (HUD) | Remote Camera Interface |
|
Use Scenario: Compact projection-based HUD requiring low-latency, high-integrity video transport from image generator. IC Role / Device Role / Timing Role: Serializer delivering synchronized RGB+sync data over 2–5 m shielded cable to HUD controller with minimal jitter. Use Value: Achieves TxOUT eye opening ≥0.76 UI at 43 MHz - ensures reliable data recovery despite cable loss and EMI in engine bay proximity. |
Use Scenario: Rearview or surround-view camera module transmitting raw video to domain controller or ADAS ECU. IC Role / Device Role / Timing Role: Serializer enabling bidirectional control channel (via spare GPO bits) alongside video - supports camera configuration and diagnostics. Use Value: Supports hot-plug detection and BIST validation - allows automated camera health check during vehicle startup sequence. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar FPD-Link II serializer applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| DS90UR241QDGSRQ1 | Same silicon, automotive-grade (AEC-Q100 Grade 2), 48-pin WQFN package (6 mm × 6 mm), no Pb, RoHS-compliant. | Smaller footprint and better thermal performance (RθJA = 42.8°C/W vs 64.3°C/W), suited for space-constrained head unit designs. | Select when board area or thermal dissipation is constrained; requires re-layout due to different pad pattern and thermal pad. |
| DS90UB925QSQ/NOPB | FPD-Link III serializer with 10-bit color support, integrated I²C repeater, and forward-channel clock embedding; 48-pin TQFP. | Supports higher bandwidth (up to 1.5 Gbps), longer reach (>15 m), and bidirectional control - targets next-gen displays with touch feedback. | Select for future-proofing or when migrating to FPD-Link III ecosystem; not drop-in due to protocol and register map differences. |
Compared with DS90UR241QDGSRQ1, the DS90UR241IVS/NOPB offers identical electrical performance but larger TQFP packaging for easier rework and thermal inspection; versus DS90UB925QSQ/NOPB, it provides proven FPD-Link II compatibility at lower system cost but lacks embedded I²C and extended reach.
Availability
DS90UR241IVS/NOPB is available at Aetrix Electronics and suitable for automotive instrument clusters, central infotainment displays, and heads-up displays requiring stable component supply across multi-year vehicle production cycles.
Supply support for DS90UR241IVS/NOPB includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and automotive electronics with decades of automotive qualification expertise.
The DS90UR241IVS/NOPB belongs to TI's FPD-Link II chipset family, designed specifically for high-reliability, low-EMI video transport in automotive displays - balancing bandwidth, robustness, and AEC-Q100 compliance.
FAQ
What is the primary function of the DS90UR241IVS/NOPB in an automotive display system?
The DS90UR241IVS/NOPB acts as a 24-bit parallel-to-LVDS serializer, converting RGB666 + HS/VS/DE + 3 GPO signals from a graphics processor into a single DC-balanced FPD-Link II serial stream. It embeds clock information, eliminates skew, and enables reliable transmission over shielded twisted-pair cables up to 10 meters - making it foundational for instrument cluster and infotainment display interfaces in vehicles.
Does the DS90UR241IVS/NOPB require an external reference clock?
No, the DS90UR241IVS/NOPB does not require an external reference clock. It uses TI's proprietary random lock architecture and embedded clock recovery to synchronize the deserializer without REFCLK. The device locks to the incoming TCLK signal, and its PLL achieves lock within 10 ms - simplifying system design and reducing component count in automotive ECUs.
How does the DS90UR241IVS/NOPB support automotive reliability requirements?
The DS90UR241IVS/NOPB is AEC-Q100 Grade 2 qualified (–40°C to +105°C), features ≥±8 kV HBM ESD protection on all pins per ISO 10605, and supports hot-plug operation. Its DC-balanced encoding, pre-emphasis control, and programmable slew rates ensure robust operation in noisy automotive environments - meeting stringent OEM requirements for display subsystems in production vehicles.
Can the DS90UR241IVS/NOPB interface with non-TI deserializers?
The DS90UR241IVS/NOPB is designed to interoperate with TI's DS90UR124-Q1 deserializer. While backward-compatible mode (RAOFF = H) supports legacy DS90C241, interoperability with third-party or non-TI deserializers is not guaranteed - FPD-Link II timing, encoding, and lock protocols are proprietary. System validation is required for any non-TI partner device.
What are the key layout considerations for the DS90UR241IVS/NOPB's LVDS outputs?
For DS90UR241IVS/NOPB's DOUT+ and DOUT− pins, use controlled-impedance 100 Ω differential microstrip routing, place 100 nF AC-coupling capacitors within 5 mm of the pins, terminate at the receiver with 100 Ω across the pair, and avoid stubs or vias in the LVDS path. Separate analog/digital grounds, use dedicated VDD/GND pairs per pin group, and place 0.1 µF + 10 µF decoupling capacitors near each VDD pin.
DS90UR241IVS/NOPB Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 48-TQFP
- Packaging:
- Tray
- Product Status:
- Active
- Function:
- Serializer
- Data Rate:
- 1.03Gbps
- Input Type:
- LVCMOS
- Output Type:
- FPD-Link, LVDS
- Number of Inputs:
- 24
- Number of Outputs:
- 1
- Voltage - Supply:
- 3V ~ 3.6V
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 48-TQFP (7x7)
DS90UR241IVS/NOPB FAQ
1.How can I place an order for DS90UR241IVS/NOPB through Aetrix?
Please submit a Request for Quotation (RFQ) for DS90UR241IVS/NOPB on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for DS90UR241IVS/NOPB reliable?
The price and inventory of DS90UR241IVS/NOPB are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for DS90UR241IVS/NOPB is usually 5 days.
3.What payment methods are accepted for DS90UR241IVS/NOPB?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for DS90UR241IVS/NOPB transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for DS90UR241IVS/NOPB?
DS90UR241IVS/NOPB orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your DS90UR241IVS/NOPB order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for DS90UR241IVS/NOPB?
For technical support, including DS90UR241IVS/NOPB datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your DS90UR241IVS/NOPB requirements.
6.How does Aetrix verify that DS90UR241IVS/NOPB is sourced from the original manufacturer or authorized distributors?
All DS90UR241IVS/NOPB products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that DS90UR241IVS/NOPB meets industry standards.
7.What is the process for return or replacement of DS90UR241IVS/NOPB?
All DS90UR241IVS/NOPB units undergo pre-shipment inspection (PSI). If there is an issue with DS90UR241IVS/NOPB, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The DS90UR241IVS/NOPB part is unused and in its original packaging.
Return procedure for DS90UR241IVS/NOPB:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
DS90UR241IVS/NOPB Tags
-
SN65HVS880PWPR
Texas Instruments
-
SN65HVS882PWPR
Texas Instruments
-
FIN3386MTDX
onsemi
-
FIN3385MTDX
onsemi
-
SN65LV1023ARHBR
Texas Instruments
-
SN65LV1023ADBR
Texas Instruments
-
SN65LV1224BDBR
Texas Instruments
-
SN65LVDS93ADGGR
Texas Instruments
-
SN65LVDS93DGGR
Texas Instruments
-
TDES954RGZT
Texas Instruments
-
SN65LV1224BRHBT
Texas Instruments
-
DS90UB914QSQE/NOPB
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
