Texas Instruments DS90UR903QSQX/NOPB
- Part No.:
- DS90UR903QSQX/NOPB
- Manufacturer:
- Texas Instruments
- Category:
- Serializers, Deserializers
- Package:
- 40-WFQFN Exposed Pad
- Datasheet:
-
DS90UR903QSQX/NOPB.pdf
- Description:
- IC SERIALIZER 10-43MHZ 40WQFN
- Quantity:
- Payment:

- Shipping:

Inventory:4,001
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
DS90UR903QSQX/NOPB from Texas Instruments is an automotive-grade FPD-Link II serializer IC that converts 21-bit parallel RGB666 + HS/VS/DE video data into a single high-speed CML serial stream for transmission over one differential pair. It supports 10–43 MHz PCLK, delivers up to 903 Mbps throughput, embeds clock via DC-balanced coding, and operates from a single 1.8 V supply. It is used in central information displays and navigation systems requiring ESD-hardened, AC-coupled interconnects up to 10 meters.
For engineers reviewing the DS90UR903QSQX/NOPB datasheet, DS90UR903QSQX/NOPB pinout, DS90UR903QSQX/NOPB application, or DS90UR903QSQX/NOPB equivalent, key selection criteria include its 40-pin WQFN package, I²C-configurable PLL with no external reference clock required on the deserializer side, LOCK output for link integrity validation, integrated 100 Ω CML termination, and AEC-Q100 Grade 2 qualification for −40°C to +105°C operation.
Technical Context
The DS90UR903QSQX/NOPB implements a parallel-to-serial conversion architecture using embedded clock recovery and 8b/10b-like DC-balanced encoding to enable AC-coupled transmission. Its CML transmitter drives a single shielded twisted-pair with programmable equalization compensation on the deserializer side.
It features a fully configurable I²C interface (SCL/SDA), hardware MODE pin for I²C enable, resistor-programmable device ID, and dedicated PDB pin for power-down control with full register reset. The PLL locks autonomously without requiring a reference clock at the remote deserializer.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| PCLK Range | 10–43 MHz - defines supported display resolution and refresh rate; enables WXGA at 60 Hz. |
| Data Throughput | 210–903 Mbps - determined by PCLK × 21 bits; supports 18-bit color (RGB666) + sync signals. |
| Supply Voltage | 1.8 V ±5% (VDDn/VDDD/VDDT/VDDCML/VDDPLL) - single-supply operation reduces BOM count and layout complexity. |
| I/O Voltage Support | 1.8 V or 3.3 V LVCMOS - flexible interfacing with graphics controllers operating at either logic level. |
| ESD Rating | ±10 kV contact per ISO 10605, ±8 kV HBM - meets automotive system-level robustness requirements. |
| Operating Temp | −40°C to +105°C - qualified per AEC-Q100 Grade 2 for under-hood and dashboard display applications. |
| CML Output Swing | 268–412 mV differential - ensures reliable signal integrity over 10 m shielded twisted-pair at max data rate. |
Pinout & Package
DS90UR903QSQX/NOPB is housed in a 40-pin WQFN (RTA) package measuring 6.00 mm × 6.00 mm with exposed thermal pad (DAP = GND). The package supports fine-pitch PCB routing and efficient thermal dissipation via bottom-side grounding.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| DIN[20:0] | Parallel data input | 21-bit LVCMOS inputs accepting RGB666 + HS/VS/DE; pull-down enabled for bus stability. |
| PCLK | Pixel clock input | LVCMOS input strobing parallel data capture; edge configurable via TRFB register. |
| SCL / SDA | I²C control interface | Open-drain bidirectional bus for configuration; requires external pull-ups to VDDIO. |
| MODE | I²C enable control | Must be tied HIGH to activate I²C configuration mode; internal pull-down ensures safe default. |
| PDB | Power-down control | LVCMOS input disabling PLL and minimizing IDD; resets registers to defaults on assertion. |
| DOUT+/DOUT− | CML serial output | Differential CML outputs driving AC-coupled interconnect; integrated 100 Ω termination. |
| VDDIO | I/O supply rail | Supplies LVCMOS interface; supports 1.8 V or 3.3 V for compatibility with host controller voltage. |
| VDDPLL / VDDT / VDDCML / VDDD | Analog/digital domain supplies | Separate 1.8 V rails isolate noise-sensitive PLL, transmitter analog, CML driver, and digital core. |
Key Features
| Feature | Design Value |
|---|---|
| Embedded clock with DC-balanced coding | Enables AC-coupled interconnects without DC bias drift; eliminates need for external clock routing. |
| Single differential pair interconnect | Reduces cable width, connector pins, and PCB layer count versus parallel RGB interfaces. |
| Integrated 100 Ω CML termination | Eliminates external resistors; simplifies layout and improves signal integrity consistency. |
| LOCK output reporting pin | Provides real-time PLL lock status for system diagnostics and fail-safe display handshaking. |
| Programmable receive equalization (on deserializer) | Compensates for channel loss over long cables-critical for >5 m automotive display links. |
| AEC-Q100 Grade 2 qualification | Validated for automotive environments including thermal cycling, vibration, and ESD stress. |
Applications
| Central Information Display | Navigation Display |
|---|---|
|
Use Scenario: High-resolution TFT-LCD cluster display in instrument panel, receiving video from MCU-based graphics controller. IC Role / Device Role / Timing Role: Serializer converting parallel RGB666 + sync signals into FPD-Link II stream for low-EMI transmission across vehicle harness. Use Value: Enables compact 6 mm × 6 mm board space, supports 10 m cable run, and meets automotive ESD immunity requirements without external protection. |
Use Scenario: In-dash infotainment display with touch overlay, driven by SoC with limited LVDS/MIPI lanes. IC Role / Device Role / Timing Role: Interface bridge translating SoC's parallel video output to serialized format compatible with display module's deserializer input. Use Value: Avoids costly LVDS PHY redesign; leverages existing 1.8 V/3.3 V I/O flexibility and provides LOCK feedback for display initialization sequence. |
| Rear Seat Entertainment | Head-Up Display (HUD) Video Feed |
|
Use Scenario: Dual-screen rear-seat system with independent video streams routed through center console wiring harness. IC Role / Device Role / Timing Role: Serializer aggregating dual-channel video data onto single differential pair to reduce wire count and weight. Use Value: Reduces EMI emissions vs. parallel buses; supports staggered outputs on deserializer side for timing alignment across displays. |
Use Scenario: Compact HUD module requiring low-latency, jitter-controlled video feed from ADAS processor. IC Role / Device Role / Timing Role: Low-jitter serializer ensuring deterministic pixel timing (tJINT ≤ 0.396 UI) for accurate image projection registration. Use Value: Delivers sub-nanosecond timing precision needed for optical overlay accuracy; supports spread-spectrum clocking to reduce EMI in sensitive RF zones. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar FPD-Link II serializer applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| DS90UR905QSQX/NOPB | Supports higher PCLK (10–65 MHz) and 24-bit color; adds SSCG output; same 40-pin WQFN package. | Better suited for Full HD (1920×1080) displays and EMI-sensitive HUDs requiring spread-spectrum clocking. | Select DS90UR905QSQX/NOPB when higher bandwidth or built-in SSCG is required; pin-compatible upgrade path. |
| DS90UB925QSQX/NOPB | Fully backward-compatible FPD-Link III serializer; supports 10–85 MHz PCLK, 1.5 Gbps, and bidirectional control channel. | Enables longer cable runs (>15 m), higher resolution, and reverse-channel communication (e.g., touchscreen data back to host). | Choose DS90UB925QSQX/NOPB for future-proofing or systems needing bidirectional control; not pin-compatible but same footprint family. |
Compared with DS90UR905QSQX/NOPB and DS90UB925QSQX/NOPB, the DS90UR903QSQX/NOPB offers optimal cost and power efficiency for WXGA-class automotive displays within 10 m, while maintaining full AEC-Q100 Grade 2 compliance and minimal layout overhead.
Availability
DS90UR903QSQX/NOPB is available at Aetrix Electronics and suitable for automotive display systems, central information clusters, and navigation units requiring stable component supply, long-term lifecycle support, and AEC-Q100-compliant sourcing.
Supply support for DS90UR903QSQX/NOPB includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and connectivity technologies for automotive, industrial, and consumer markets.
The DS90UR903QSQX/NOPB belongs to TI's FPD-Link II serializer product line, designed specifically for cost-sensitive, high-reliability automotive video interfaces requiring robust ESD performance, low EMI, and simplified cabling between graphics controllers and LCD modules.
FAQ
What is the primary function of the DS90UR903QSQX/NOPB in an automotive display system?
The DS90UR903QSQX/NOPB serves as an FPD-Link II serializer that converts 21-bit parallel video data (RGB666 + HS/VS/DE) from a graphics controller into a high-speed CML serial stream for transmission over a single differential pair. It enables compact, low-EMI, and ESD-hardened video links up to 10 meters in automotive central displays and navigation systems, eliminating skew and reducing cable complexity compared to parallel interfaces.
Does the DS90UR903QSQX/NOPB require an external reference clock for PLL lock?
No, the DS90UR903QSQX/NOPB does not require an external reference clock for PLL lock. Its PLL recovers timing directly from the incoming PCLK signal and achieves lock autonomously. This eliminates the need for additional clock distribution circuitry on the host side and simplifies system design-particularly beneficial in space-constrained automotive ECUs where clock routing adds noise and layout complexity.
How does the LOCK pin on the DS90UR903QSQX/NOPB improve system reliability?
The LOCK pin on the DS90UR903QSQX/NOPB provides real-time status of PLL lock acquisition: it asserts HIGH when the internal PLL is locked and serial output is stable, and LOW otherwise. This allows the host system to validate link integrity before enabling display output, preventing blank screens or corrupted frames during power-up or cable disconnect/reconnect events-critical for functional safety in automotive instrument clusters.
Can the DS90UR903QSQX/NOPB interface with both 1.8 V and 3.3 V logic systems?
Yes, the DS90UR903QSQX/NOPB supports dual-voltage I/O operation: its VDDIO pin accepts either 1.8 V ±5% or 3.3 V ±10%, allowing direct connection to graphics controllers operating at either logic level. The LVCMOS inputs (DIN[20:0], PCLK, MODE, PDB) and outputs (SCL, SDA) are fully compatible with both voltages, eliminating level-shifter components and reducing BOM cost in mixed-voltage automotive designs.
What packaging and thermal characteristics define the DS90UR903QSQX/NOPB?
The DS90UR903QSQX/NOPB uses a 40-pin WQFN (RTA) package measuring 6.00 mm × 6.00 mm with an exposed thermal pad (DAP) that must be soldered to ground. Its junction-to-ambient thermal resistance (RθJA) is 31.9°C/W, and it supports continuous operation from −40°C to +105°C. The DAP-to-ground via array (≥16 vias) ensures effective heat dissipation in thermally constrained automotive PCB layouts.
DS90UR903QSQX/NOPB Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 40-WFQFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Function:
- Serializer
- Data Rate:
- 903Mbps
- Input Type:
- LVCMOS
- Output Type:
- FPD-Link II, LVDS
- Number of Inputs:
- 21
- Number of Outputs:
- 1
- Voltage - Supply:
- 1.71V ~ 1.89V, 3V ~ 3.6V
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- Automotive
- Qualification:
- AEC-Q100
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 40-WQFN (6x6)
DS90UR903QSQX/NOPB FAQ
1.How can I place an order for DS90UR903QSQX/NOPB through Aetrix?
Please submit a Request for Quotation (RFQ) for DS90UR903QSQX/NOPB on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for DS90UR903QSQX/NOPB reliable?
The price and inventory of DS90UR903QSQX/NOPB are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for DS90UR903QSQX/NOPB is usually 5 days.
3.What payment methods are accepted for DS90UR903QSQX/NOPB?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for DS90UR903QSQX/NOPB transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for DS90UR903QSQX/NOPB?
DS90UR903QSQX/NOPB orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your DS90UR903QSQX/NOPB order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for DS90UR903QSQX/NOPB?
For technical support, including DS90UR903QSQX/NOPB datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your DS90UR903QSQX/NOPB requirements.
6.How does Aetrix verify that DS90UR903QSQX/NOPB is sourced from the original manufacturer or authorized distributors?
All DS90UR903QSQX/NOPB products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that DS90UR903QSQX/NOPB meets industry standards.
7.What is the process for return or replacement of DS90UR903QSQX/NOPB?
All DS90UR903QSQX/NOPB units undergo pre-shipment inspection (PSI). If there is an issue with DS90UR903QSQX/NOPB, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The DS90UR903QSQX/NOPB part is unused and in its original packaging.
Return procedure for DS90UR903QSQX/NOPB:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
DS90UR903QSQX/NOPB Tags

-
SN65HVS880PWPR
Texas Instruments

-
SN65HVS882PWPR
Texas Instruments

-
FIN3386MTDX
onsemi

-
FIN3385MTDX
onsemi

-
SN65LV1023ARHBR
Texas Instruments

-
SN65LV1023ADBR
Texas Instruments

-
SN65LV1224BDBR
Texas Instruments

-
SN65LVDS93ADGGR
Texas Instruments

-
SN65LVDS93DGGR
Texas Instruments

-
TDES954RGZT
Texas Instruments

-
SN65LV1224BRHBT
Texas Instruments

-
DS90UB914QSQE/NOPB
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

