My Inquiry
My Account
Texas Instruments DS90UR905QSQX/E7002382
- Part No.:
- DS90UR905QSQX/E7002382
- Manufacturer:
- Texas Instruments
- Category:
- Serializers, Deserializers
- Package:
- -
- Datasheet:
-
DS90UR905QSQX/E7002382.pdf
- Description:
- DS90UR905Q-Q1 - 5-65MHZ 24-BIT C
- Quantity:
- Payment:
- Shipping:
Inventory:31,714
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
DS90UR905QSQX/E7002382 from Texas Instruments is an automotive-grade FPD-Link II serializer IC that converts 24-bit RGB parallel video (R[7:0], G[7:0], B[7:0]) with HS/VS/DE control signals into a single-pair AC-coupled LVDS serial stream for transmission up to 10 meters over STP cable. It supports PCLK from 5–65 MHz (140 Mbps–1.82 Gbps), features selectable output VOD (±280 mV or ±420 mV), adjustable de-emphasis, and operates across –40°C to +105°C.
For engineers reviewing the DS90UR905QSQX/E7002382 datasheet, DS90UR905QSQX/E7002382 pinout, DS90UR905QSQX/E7002382 application, or DS90UR905QSQX/E7002382 equivalent, key selection considerations include its AEC-Q100 Grade 2 qualification, 48-pin WQFN package, I²C-compatible configuration interface, integrated terminations, and real-time BIST support via BISTEN/PASS pins.
Technical Context
The DS90UR905QSQX/E7002382 implements a DC-balanced scrambler to enable AC-coupled interconnects and embeds clock recovery capability in the companion deserializer. Its serializer architecture includes programmable latch edge control (RFB), differential driver voltage selection (VODSEL), and de-emphasis tuning (De-Emph) to optimize signal integrity over varying cable lengths.
It interfaces directly with graphics processors supporting RGB888 + VS/HS/DE timing, targets QVGA-to-XGA displays, and supports backward compatibility with legacy FPD-Link devices via CONFIG[1:0] strap settings. The device requires no external reference clock and achieves fast link lock through embedded data recovery logic.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| PCLK Range | 5–65 MHz - supports QVGA (17.7 MHz) to XGA (65 MHz) pixel clocks without reconfiguration |
| Data Rate | 140 Mbps to 1.82 Gbps - enables 24-bit color depth at full resolution with minimal skew |
| Supply Voltage (VDDIO) | 1.8 V ±5% or 3.3 V ±10% - dual-voltage LVCMOS I/O interface compatible with host processor I/O domains |
| Output VOD | ±280 mV (VODSEL=0) or ±420 mV (VODSEL=1) - selectable for short/long cable drive strength |
| Operating Temp | –40°C to +105°C - qualified per AEC-Q100 Grade 2 for under-hood automotive display systems |
| ESD Rating | >8-kV HBM, ISO 10605 compliant - robust protection for automotive assembly and field environments |
| Package | 48-pin WQFN (7.0 mm × 7.0 mm) - thermally enhanced layout with exposed DAP for PCB heat dissipation |
Pinout & Package
DS90UR905QSQX/E7002382 is housed in a 48-pin WQFN package (7.0 mm × 7.0 mm) with an exposed thermal pad (DAP) requiring ≥9 vias to ground plane. Pin functions are validated per TI SNLS313I Rev I datasheet.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| R[7:0], G[7:0], B[7:0] | Parallel RGB input bus | 24-bit LVCMOS inputs with internal pulldowns; latched on PCLK edge selected by RFB |
| HS / VS / DE | Video timing control inputs | LVCMOS sync signals with configurable filter (CONFIG[1:0]); pulse width constraints apply only when filter enabled |
| PCLK | Pixel clock input | Primary timing reference; determines serialization rate and latch edge (rising/falling per RFB) |
| DOUT+/DOUT− | FPD-Link II differential outputs | AC-coupled LVDS pair (100-nF caps required); supports up to 10 m STP cable with integrated termination |
| VODSEL / De-Emph | Analog configuration straps | Hardware-selectable output drive strength and high-frequency boost for channel loss compensation |
| PDB | Power-down control | Active-low enable; forces DOUT± high-Z and shuts down PLL to minimize IDD in standby |
| SCL / SDA | I²C-compatible control interface | Optional 2-wire bus for register access; requires external pullups to VDDIO |
Key Features
| Feature | Design Value |
|---|---|
| AC-coupled STP interconnect | Enables 10-meter cable runs without DC bias concerns; eliminates ground loop issues in automotive chassis |
| At-speed BIST with PASS reporting | On-chip bit-error testing during live operation; PASS pin provides immediate pass/fail status for production test |
| Configurable output slew & equalization | OS_PCLK/OS_DATA straps on deserializer side (not on DS90UR905Q) - but serializer supports VODSEL/De-Emph for transmit-side optimization |
| Backward compatibility mode | CONFIG[1:0] = 10/11 selects DS90UR124/DS90C124 protocol - allows reuse of existing firmware and layout in legacy upgrades |
| AEC-Q100 Grade 2 qualification | Validated for automotive display modules requiring continuous operation at 105°C ambient |
Applications
| Automotive Navigation Display | Instrument Cluster Video Interface |
|---|---|
Use Scenario: High-resolution map rendering in central infotainment unit with long-distance routing to dashboard-mounted LCD. IC Role / Device Role / Timing Role: Serializer converting GPU's RGB888 output to robust serialized link over harness-wired STP cable. Use Value: Eliminates 27+ parallel traces, reduces EMI, and maintains timing integrity across temperature-varying vehicle environments. |
Use Scenario: Driving data overlay (speed, warnings) transmitted from MCU to TFT cluster display behind steering wheel. IC Role / Device Role / Timing Role: Low-latency serializer handling QVGA/XGA video with strict HS/VS/DE timing for real-time gauge updates. Use Value: Enables compact connector design and meets automotive EMC requirements via spread-spectrum-capable deserializer pairing. |
| Rear-Seat Entertainment System | Head-Up Display (HUD) Video Feed |
Use Scenario: Dual-screen rear-seat system receiving HDMI-to-RGB converted content routed through center console. IC Role / Device Role / Timing Role: Serializer accepting RGB+DE/HS/VS from bridge IC and driving shielded twisted-pair to seat-mounted displays. Use Value: Supports simultaneous dual-display sync using single-link bandwidth; de-emphasis compensates for longer cable runs. |
Use Scenario: Compact HUD module requiring low-profile cabling from head unit to projection optics near windshield. IC Role / Device Role / Timing Role: Serializer delivering XGA-resolution video with precise DE timing to ensure accurate image positioning. Use Value: 48-pin WQFN footprint minimizes board area; 1.8-V core reduces power in space-constrained optical engine enclosure. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar FPD-Link II serializer applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| DS90UR905Q-Q1 | Identical silicon; DS90UR905QSQX/E7002382 is a TI orderable variant with same electrical specs, pinout, and qualification | No functional difference; identical use in automotive display links | Select DS90UR905QSQX/E7002382 for traceable sourcing with documented TI manufacturing lot control |
| DS90UR907QSQX | Higher PCLK support (up to 85 MHz); adds MIPI D-PHY compatibility mode; different pinout and register map | Targets WQXGA/UHD displays and newer infotainment platforms requiring MIPI interoperability | Not drop-in; requires PCB redesign and firmware update - choose only when >65 MHz bandwidth or MIPI coexistence is required |
Compared with DS90UR905Q-Q1, DS90UR905QSQX/E7002382 offers identical performance and qualification but with enhanced supply chain traceability; versus DS90UR907QSQX, it provides proven cost-optimized implementation for QVGA–XGA automotive displays without over-spec'ing bandwidth or complexity.
Availability
DS90UR905QSQX/E7002382 is available at Aetrix Electronics and suitable for automotive navigation displays, instrument clusters, and rear-seat entertainment systems requiring stable component supply across extended product lifecycles.
Supply support for DS90UR905QSQX/E7002382 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and connectivity technologies for automotive, industrial, and consumer markets.
The DS90UR905QSQX/E7002382 belongs to TI's FPD-Link II automotive serializer family, designed specifically to replace bulky parallel video interfaces in safety-critical display systems while meeting stringent AEC-Q100 and EMC requirements.
FAQ
What is the primary function of DS90UR905QSQX/E7002382 in an automotive display system?
The DS90UR905QSQX/E7002382 acts as an FPD-Link II serializer that converts parallel RGB888 video with HS/VS/DE timing signals from a graphics processor into a high-speed, single-pair LVDS serial stream. This reduces interconnect complexity, eliminates clock-data skew, and enables reliable transmission over 10-meter STP cables in automotive environments - a core function in navigation, cluster, and HUD display architectures.
Does DS90UR905QSQX/E7002382 require an external reference clock?
No, DS90UR905QSQX/E7002382 does not require an external reference clock. It embeds clock information within the serialized data stream, enabling the companion deserializer (e.g., DS90UR906Q-Q1) to recover both data and timing without a separate clock line. The only timing input needed is the PCLK signal, which defines the pixel rate and latch edge for parallel data capture.
How is the output voltage swing configured on DS90UR905QSQX/E7002382?
The differential output voltage (VOD) of DS90UR905QSQX/E7002382 is configured via the VODSEL pin: VODSEL = 0 sets ±280 mV (560 mVp-p) for shorter cables or lower EMI; VODSEL = 1 sets ±420 mV (840 mVp-p) for longer cables or higher loss channels. This hardware-selectable setting avoids register writes and ensures deterministic startup behavior.
Can DS90UR905QSQX/E7002382 interface with non-TI deserializers?
Yes, DS90UR905QSQX/E7002382 supports interoperability with select third-party and TI deserializers via CONFIG[1:0] strap settings. When CONFIG[1:0] = 10 or 11, it operates in backward-compatible mode with DS90UR124 or DS90C124, respectively. However, full feature parity (e.g., BIST, de-emphasis control) is guaranteed only with TI's DS90UR906Q-Q1 deserializer.
What is the role of the BISTEN and PASS pins on DS90UR905QSQX/E7002382?
BISTEN is an input that enables built-in self-test mode on DS90UR905QSQX/E7002382; when asserted, it initiates at-speed pattern generation and error checking. PASS is an output on the *deserializer* (DS90UR906Q-Q1), not the DS90UR905QSQX/E7002382 - the serializer itself has no PASS pin. For BIST validation of the full link, DS90UR905QSQX/E7002382 transmits test patterns while the deserializer reports PASS status.
DS90UR905QSQX/E7002382 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- *
- Package/Case:
- -
- Packaging:
- Bulk
- Product Status:
- Active
- Function:
- -
- Data Rate:
- -
- Input Type:
- -
- Output Type:
- -
- Number of Inputs:
- -
- Number of Outputs:
- -
- Voltage - Supply:
- -
- Operating Temperature:
- -
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- -
- Supplier Device Package:
- -
DS90UR905QSQX/E7002382 FAQ
1.How can I place an order for DS90UR905QSQX/E7002382 through Aetrix?
Please submit a Request for Quotation (RFQ) for DS90UR905QSQX/E7002382 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for DS90UR905QSQX/E7002382 reliable?
The price and inventory of DS90UR905QSQX/E7002382 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for DS90UR905QSQX/E7002382 is usually 5 days.
3.What payment methods are accepted for DS90UR905QSQX/E7002382?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for DS90UR905QSQX/E7002382 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for DS90UR905QSQX/E7002382?
DS90UR905QSQX/E7002382 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your DS90UR905QSQX/E7002382 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for DS90UR905QSQX/E7002382?
For technical support, including DS90UR905QSQX/E7002382 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your DS90UR905QSQX/E7002382 requirements.
6.How does Aetrix verify that DS90UR905QSQX/E7002382 is sourced from the original manufacturer or authorized distributors?
All DS90UR905QSQX/E7002382 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that DS90UR905QSQX/E7002382 meets industry standards.
7.What is the process for return or replacement of DS90UR905QSQX/E7002382?
All DS90UR905QSQX/E7002382 units undergo pre-shipment inspection (PSI). If there is an issue with DS90UR905QSQX/E7002382, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The DS90UR905QSQX/E7002382 part is unused and in its original packaging.
Return procedure for DS90UR905QSQX/E7002382:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
DS90UR905QSQX/E7002382 Tags
-
SN65HVS880PWPR
Texas Instruments
-
SN65HVS882PWPR
Texas Instruments
-
FIN3386MTDX
onsemi
-
FIN3385MTDX
onsemi
-
SN65LV1023ARHBR
Texas Instruments
-
SN65LV1023ADBR
Texas Instruments
-
SN65LV1224BDBR
Texas Instruments
-
SN65LVDS93ADGGR
Texas Instruments
-
SN65LVDS93DGGR
Texas Instruments
-
TDES954RGZT
Texas Instruments
-
SN65LV1224BRHBT
Texas Instruments
-
DS90UB914QSQE/NOPB
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
