Texas Instruments DS90UR905QSQX/NOPB
- Part No.:
- DS90UR905QSQX/NOPB
- Manufacturer:
- Texas Instruments
- Category:
- Serializers, Deserializers
- Package:
- 48-WFQFN Exposed Pad
- Datasheet:
-
DS90UR905QSQX/NOPB.pdf
- Description:
- IC SERIALIZER 5-65MHZ 24B 48WQFN
- Quantity:
- Payment:

- Shipping:

Inventory:3,696
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
DS90UR905QSQX/NOPB from Texas Instruments is an automotive-grade FPD-Link II serializer IC that converts 24-bit RGB888 video with HS/VS/DE control signals into a single-pair AC-coupled differential serial stream. It supports pixel clock frequencies from 5 MHz to 65 MHz (140 Mbps–1.82 Gbps), integrates programmable de-emphasis and VOD selection, and operates across –40°C to +105°C for in-vehicle display links.
For engineers reviewing the DS90UR905QSQX/NOPB datasheet, DS90UR905QSQX/NOPB pinout, DS90UR905QSQX/NOPB application, or DS90UR905QSQX/NOPB equivalent, key selection criteria include PCLK range compatibility, LVDS output drive strength (±280 mV or ±420 mV), AC-coupling requirement (100 nF), AEC-Q100 Grade 2 qualification, and backward compatibility with legacy deserializers like DS90UR906Q-Q1.
Technical Context
The DS90UR905QSQX/NOPB implements a DC-balanced scrambler to enable AC-coupled STP cable runs up to 10 meters, embeds clock recovery-free serialization, and uses configurable output slew and de-emphasis to maintain signal integrity over lossy interconnects. Its parallel interface accepts RGB888 plus three timing signals with programmable latch edge (RFB) and control signal filtering (CONFIG[1:0]).
It features dual power domains: 1.8-V analog/driver supplies (VDDTX, VDDHS, VDDL, VDDP) and flexible 1.8-V/3.3-V I/O supply (VDDIO). Power-down mode (PDB = 0) shuts down PLL and drivers, reducing IDD to microamp levels while holding DOUT± high.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| PCLK Range | 5–65 MHz - defines supported display resolutions from QVGA to XGA at 24-bit color depth |
| Data Rate | 140 Mbps to 1.82 Gbps - determines maximum cable length and EMI profile for STP interconnect |
| Output VOD | Selectable ±280 mV or ±420 mV - adjusts driver strength for short or long cable runs with de-emphasis |
| Supply Voltages | VDDIO = 1.8 V or 3.3 V; core rails = 1.8 V ±5% - enables mixed-voltage system integration |
| Temperature Range | –40°C to +105°C - meets AEC-Q100 Grade 2 for automotive cabin and infotainment modules |
| ESD Rating | >8-kV HBM, ISO 10605 compliant - ensures robustness in production handling and vehicle environments |
| AC Coupling | Required on DOUT± with 100-nF capacitors - eliminates DC bias dependency and enables transformer-less cabling |
Pinout & Package
DS90UR905QSQX/NOPB is housed in a 48-pin WQFN package (7.00 mm × 7.00 mm) with exposed thermal pad (DAP = GND). Pin functions are validated per TI SNLS313I Rev I datasheet, including dedicated LVCMOS inputs for R[7:0], G[7:0], B[7:0], HS, VS, DE, PCLK, and configuration straps (CONFIG[1:0], RFB, VODSEL, De-Emph, ID[x], BISTEN, PDB).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| R[7:0], G[7:0], B[7:0] | Parallel RGB data inputs | 24-bit LVCMOS inputs with internal pulldowns; support RGB888 format with MSB-aligned latching |
| HS / VS / DE | Video timing control inputs | LVCMOS sync signals with configurable filter (enabled/disabled via CONFIG[1:0]) and transition limits |
| PCLK | Pixel clock input | Latches parallel data on rising/falling edge per RFB strap; sets serial data rate and timing budget |
| DOUT+ / DOUT− | FPD-Link II differential outputs | LVDS outputs requiring AC coupling (100 nF); deliver scrambled, DC-balanced serial stream over STP |
| VDDIO | I/O supply rail | Configurable 1.8 V or 3.3 V supply enabling interface compatibility with host graphics processors |
| PDB | Power-down control | Active-high input that disables PLL and drivers, minimizing IDD during idle or sleep states |
Key Features
| Feature | Design Value |
|---|---|
| DC-balanced scrambling | Enables reliable AC-coupled transmission over 10-meter STP cables without baseline wander |
| Selectable de-emphasis | Compensates high-frequency loss in long cables by boosting high-frequency content pre-transmission |
| Programmable output VOD | Two-level LVDS drive strength (±280 mV / ±420 mV) optimizes signal-to-noise ratio vs. power trade-off |
| Real-time link BIST | On-chip bit-error testing with PASS output pin enables production test and field diagnostics |
| AEC-Q100 Grade 2 | Qualified for automotive cabin applications with full temperature and reliability validation |
Applications
| Automotive Navigation Display | Instrument Cluster Video Link |
|---|---|
Use Scenario: Transmitting high-fidelity graphics from MCU or GPU to TFT-LCD panel behind dashboard. IC Role / Device Role / Timing Role: Serializer converting parallel RGB888 + HS/VS/DE into robust FPD-Link II serial stream. Use Value: Eliminates skew between clock and data lines, reduces connector pin count by >75%, and supports 10-m cable routing through vehicle harnesses. | Use Scenario: Driving digital gauges and warning indicators using compact, EMI-resistant interconnect. IC Role / Device Role / Timing Role: High-speed serializer enabling low-jitter, low-latency video transport with SSCG-compatible outputs. Use Value: Meets automotive EMI requirements via spread-spectrum clocking support and integrated receiver equalization on deserializer side. |
| Rear-Seat Entertainment System | Head-Up Display (HUD) Interface |
Use Scenario: Sending video from media processor to rear-seat LCDs in SUVs and minivans. IC Role / Device Role / Timing Role: Serializer supporting QVGA–XGA resolution at 24-bit color depth with configurable control signal filtering. Use Value: CONFIG[1:0] strap enables compatibility with multiple deserializer variants (DS90UR906Q-Q1, DS90UR241), simplifying BOM management. | Use Scenario: Delivering real-time vehicle data overlays to optical combiner with minimal latency. IC Role / Device Role / Timing Role: Low-power serializer operating in Grade 2 temperature range with fast lock and deterministic timing. Use Value: Power-down mode (PDB) reduces quiescent current to µA level during display blanking, extending battery runtime in always-on HUD systems. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar FPD-Link II serializer applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| DS90UR905QSQ/NOPB | Same silicon, tape-and-reel packaging (no cut-tape or sample reel); identical electrical specs and pinout | No functional difference; used in high-volume automated assembly | Select DS90UR905QSQX/NOPB for prototype evaluation and low-volume design-in; use DS90UR905QSQ/NOPB for production ramp. |
| DS90UR907QSQX/NOPB | Higher PCLK support (up to 85 MHz), added MIPI D-PHY compatibility, and enhanced ESD (±15-kV HBM) | Targets next-gen displays with WXGA+ resolution and higher refresh rates | Choose DS90UR907QSQX/NOPB only if >65 MHz PCLK or MIPI coexistence is required; otherwise DS90UR905QSQX/NOPB offers optimal cost/performance for QVGA–XGA. |
Compared with DS90UR905QSQX/NOPB, DS90UR905QSQ/NOPB provides identical functionality in volume-optimized packaging, while DS90UR907QSQX/NOPB extends bandwidth and interface flexibility at higher cost and power-making DS90UR905QSQX/NOPB the preferred choice for cost-sensitive automotive display links within its 5–65 MHz range.
Availability
DS90UR905QSQX/NOPB is available at Aetrix Electronics and suitable for automotive navigation displays, instrument clusters, and rear-seat entertainment systems requiring stable component supply, AEC-Q100 compliance, and long-term lifecycle support.
Supply support for DS90UR905QSQX/NOPB includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and connectivity technologies, with deep expertise in automotive electronics and high-speed interface solutions.
The DS90UR905QSQX/NOPB belongs to TI's FPD-Link II chipset family, designed specifically for noise-immune, low-skew video transport in automotive displays-balancing bandwidth, power efficiency, and robustness across harsh operating conditions.
FAQ
What is the maximum cable length supported by DS90UR905QSQX/NOPB?
DS90UR905QSQX/NOPB supports AC-coupled shielded twisted-pair (STP) cable runs up to 10 meters when operating within its specified 5–65 MHz PCLK range and with appropriate de-emphasis and VOD settings. Performance depends on cable quality, termination, and noise environment; TI recommends characterization with actual harness assemblies for production validation. The DS90UR905QSQX/NOPB datasheet specifies this limit under typical automotive EMC conditions.
Does DS90UR905QSQX/NOPB require an external reference clock?
No, DS90UR905QSQX/NOPB does not require an external reference clock. It embeds the pixel clock into the serialized data stream using a PLL-based transmitter architecture. The deserializer (e.g., DS90UR906Q-Q1) recovers the clock from the serial stream without training sequences or SYNC patterns. This eliminates clock distribution skew and simplifies system timing design for the DS90UR905QSQX/NOPB-based link.
Can DS90UR905QSQX/NOPB interface with non-TI deserializers?
Yes, DS90UR905QSQX/NOPB supports interoperability with select third-party and TI deserializers via CONFIG[1:0] strap settings. It is explicitly compatible with DS90UR906Q-Q1 (CONFIG[1:0] = 00/01), DS90UR124 (CONFIG[1:0] = 10), and DS90C124 (CONFIG[1:0] = 11). Interoperability requires matching PCLK range, VOD, and de-emphasis settings; full protocol-level compatibility must be verified per target deserializer datasheet.
What is the function of the RFB pin on DS90UR905QSQX/NOPB?
The RFB pin on DS90UR905QSQX/NOPB selects the latch edge for parallel RGB and control signals: RFB = 1 configures rising-edge capture of R[7:0], G[7:0], B[7:0], HS, VS, and DE relative to PCLK; RFB = 0 configures falling-edge capture. This strap allows synchronization alignment with source timing domains and is mirrored on the deserializer (DS90UR906Q-Q1) as RFB for strobe edge matching. The DS90UR905QSQX/NOPB uses this to ensure setup/hold margin across varying PCLK duty cycles.
Is DS90UR905QSQX/NOPB pin-compatible with DS90UR905QSQ/NOPB?
Yes, DS90UR905QSQX/NOPB and DS90UR905QSQ/NOPB are fully pin-compatible and electrically identical. The "X" suffix denotes cut-tape or sample reel packaging (100-piece reels), while "Q" indicates standard tape-and-reel (2500-piece reels). Both share identical WQFN-48 packaging, thermal pad layout, pinout, and all electrical specifications-including AEC-Q100 Grade 2 qualification. The DS90UR905QSQX/NOPB is intended for prototyping and low-volume design-in.
DS90UR905QSQX/NOPB Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 48-WFQFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Function:
- Serializer
- Data Rate:
- 1.82Gbps
- Input Type:
- LVCMOS
- Output Type:
- FPD-Link II, LVDS
- Number of Inputs:
- 24
- Number of Outputs:
- 1
- Voltage - Supply:
- 1.71V ~ 1.89V, 3V ~ 3.6V
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- Automotive
- Qualification:
- AEC-Q100
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 48-WQFN (7x7)
DS90UR905QSQX/NOPB FAQ
1.How can I place an order for DS90UR905QSQX/NOPB through Aetrix?
Please submit a Request for Quotation (RFQ) for DS90UR905QSQX/NOPB on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for DS90UR905QSQX/NOPB reliable?
The price and inventory of DS90UR905QSQX/NOPB are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for DS90UR905QSQX/NOPB is usually 5 days.
3.What payment methods are accepted for DS90UR905QSQX/NOPB?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for DS90UR905QSQX/NOPB transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for DS90UR905QSQX/NOPB?
DS90UR905QSQX/NOPB orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your DS90UR905QSQX/NOPB order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for DS90UR905QSQX/NOPB?
For technical support, including DS90UR905QSQX/NOPB datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your DS90UR905QSQX/NOPB requirements.
6.How does Aetrix verify that DS90UR905QSQX/NOPB is sourced from the original manufacturer or authorized distributors?
All DS90UR905QSQX/NOPB products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that DS90UR905QSQX/NOPB meets industry standards.
7.What is the process for return or replacement of DS90UR905QSQX/NOPB?
All DS90UR905QSQX/NOPB units undergo pre-shipment inspection (PSI). If there is an issue with DS90UR905QSQX/NOPB, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The DS90UR905QSQX/NOPB part is unused and in its original packaging.
Return procedure for DS90UR905QSQX/NOPB:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
DS90UR905QSQX/NOPB Tags

-
SN65HVS880PWPR
Texas Instruments

-
SN65HVS882PWPR
Texas Instruments

-
FIN3386MTDX
onsemi

-
FIN3385MTDX
onsemi

-
SN65LV1023ARHBR
Texas Instruments

-
SN65LV1023ADBR
Texas Instruments

-
SN65LV1224BDBR
Texas Instruments

-
SN65LVDS93ADGGR
Texas Instruments

-
SN65LVDS93DGGR
Texas Instruments

-
TDES954RGZT
Texas Instruments

-
SN65LV1224BRHBT
Texas Instruments

-
DS90UB914QSQE/NOPB
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

